

BOOLEAN IDENTITIES

To be referenced by number in EGR/CS332, 333, and 433

“OR” Operation

- ↓
- (1) $x + 0 = x$
 - (3) $x + 1 = 1$
 - (5) $x + x = x$
 - (7) $x + x' = 1$
 - (9) $x + y = y + x$
 - (11) $x + (y + z) = (x + y) + z$
 - (13) $x(y + z) = xy + xz$
 - (15) $(x + y)' = x'y'$ DeMorgan's Law
 - (17) $(x')' = x$

Two ways to designate
“AND” Operation

- ↙ ↘
- (2) $x \cdot 0 = 0$
 - (4) $x \cdot 1 = x$
 - (6) $x \cdot x = x$
 - (8) $x \cdot x' = 0$
 - (10) $xy = yx$
 - (12) $x(yz) = (xy)z$
 - (14) $x + yz = (x + y)(x + z)$
 - (16) $(xy)' = x' + y'$ DeMorgan's Law

“XOR” (i.e., Exclusive Or) Operation

↙

(18) $X \oplus Y = \bar{X}Y + X\bar{Y}$

X' is the inverse of X and will be referenced as \bar{X} in EGR/CS332,333, and 433. Please use this notation.
(The X' notation is just easier for typing)

● + ⊕

	X	Y	AND	OR	XOR
	0	0	0	0	0
	0	1	0	1	1
	1	0	0	1	1
	1	1	1	1	0

Two's Complement

By Thomas Finley, April 2000 <http://www.cs.cornell.edu/~tomf/notes/cps104/twoscomp.html#fromtwo>

Two's complement is the way computer represents integers.

Conversion to Two's Complement

Suppose we're working with 8 bit quantities and find how -28 is expressed in two's complement.

First write 28 in binary.

00011100

Then **invert digits**.

11100011

Then **add 1**.

11100100

Conversion from Two's Complement (DO SAME THING !)

Use number 0xFFFFFFF (i.e., in HEX)

In binary:

1111 1111 1111 1111 1111 1111 1111 1111

It's leftmost bit is 1, which means it represents a number that is negative.

A leading 1 means number is negative, a leading 0 means positive.

Invert digits:

0000 0000 0000 0000 0000 0000 0000 0000

Then **add 1**.

0000 0000 0000 0000 0000 0000 0000 0001

So 0xFFFFFFF in 2's compliment is -1

Arithmetic with Two's Complement

One of the nice properties of two's complement is that addition and subtraction is made very simple. With a system like two's complement, the circuitry for addition and subtraction can be unified, whereas otherwise they would have to be treated as separate operations.

Example 1: Add 69 and 12. If we use decimal, the sum is 81. But let's use binary.

```
0000 0000 0000 0000 0000 0000 0100 0101 (69)
+ 0000 0000 0000 0000 0000 0000 0000 1100 (12)
-----
0000 0000 0000 0000 0000 0000 0101 0001 (81)
```

Example 2: Subtract 12 from 69. Now, 69 - 12 = 69 + (-12).

To get the negative of 12 we take its binary representation, invert, and add one.

0000 0000 0000 0000 0000 0000 0000 1100

Invert the digits.

1111 1111 1111 1111 1111 1111 1111 0011

And add one.

1111 1111 1111 1111 1111 1111 1111 0100

The last is the binary representation for -12. As before, we'll add the two numbers together.

```
0000 0000 0000 0000 0000 0000 0100 0101 (69)
+ 1111 1111 1111 1111 1111 1111 1111 0100 (-12)
-----
0000 0000 0000 0000 0000 0000 0011 1001 (57)
```

We result in 57, which is 69-12. *Note that the leftmost sum will have a carry out which is ignored here.*

Example 3: Lastly, subtract 69 from 12.

$$12 - 69 = 12 + (-69).$$

The two's complement representation of 69 is the following

1111 1111 1111 1111 1111 1111 1011 1011

So we add this to 12.

$$\begin{array}{r}
 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1100\ (12) \\
 + 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1011\ 1011\ (-69) \\
 \hline
 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1100\ 0111\ (-57)
 \end{array}$$


This results in $12 - 69 = -57$, which is correct.

COMBINATIONAL DIGITAL CIRCUIT DESIGN EXAMPLE

JT Wunderlich PhD

The system below is designed using J Wunderlich's **eight steps for digital combinational logic circuit design** to detect the number of bubbles in a chocolate bar, and open a trap door on a conveyer belt when the number of bubbles EXCEEDS the number on a selector switch.

1. Define Problem



Max # of allowable defects

- $F = 1$ IF $x > y$ were x and y can be 0, 1, 2, or 3.
- $F = 1$ if "FAILS TEST" → Trap door opens
- **Assume** x can't be > 3 , and address this assumption later

2. Encode Input and Output Variables into Binary from Analog values

Our problem has 4 analog values per variable (i.e., 0.1.2.3), so:

$$2^n = 4$$


$n = 2$ Binary Bits needed per

Analog variable

x	x1	x0
0	0	0
1	0	1
2	1	0
3	1	1

y	y1	y0
0	0	0
1	0	1
2	1	0
3	1	1

Analog value of F is 1, so no need to encode it into Binary:



This notation means two wires

3. Create Truth-Table

$(2^2) \times (2^2) = (2^{2+2}) = 2^4 = 16$ Cases, so table needs 16 rows

\uparrow For x \uparrow For y \uparrow 4 Input variables
 (Arrows point from the text above to the variables in the truth table below)


Important to start with the number 0 to represent the case 0000 when all binary input bits are zero

case # m	X		Y		F
	x1	x0	y1	y0	
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	1
9	1	0	0	1	1
10	1	0	1	0	0
11	1	0	1	1	0
12	1	1	0	0	1
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	0

Output F = 1 if input x > input y

4. Find a Simplified Boolean Function

- Using Simplification Maps to find Minimal Sum of Products (SOP)
 - i.e., an OR is a logical sum, and an AND is a logical product
- We will spend a couple weeks learning how to derive and use all 1,2,3,4, and 5 variable versions of these maps



$$\text{Minimal SOP} = F = x_0 \bar{y}_1 \bar{y}_0 + x_1 \bar{y}_1 + x_1 x_0 \bar{y}_0$$



**Proof of Simplification Map Using Boolean Algebra
(THIS IS NOT A REQUIRED STEP OF THE DESIGN PROCESS)**

$$F = m_4 + m_8 + m_9 + (m_{12} + m_{12} + m_{12}) + m_{13} + m_{14}$$

$\begin{aligned} & (m_4 + m_{12}) \\ & (\overline{x_1x_0y_1y_0} + x_1x_0\overline{y_1y_0}) \\ & (x_1 + \overline{x_1})(x_0\overline{y_1y_0}) \\ & (1)(x_0\overline{y_1y_0}) \\ & \underline{(x_0\overline{y_1y_0})} \end{aligned}$	$\begin{aligned} & (m_{12} + m_{14}) \\ & (x_1x_0\overline{y_1y_0} + x_1x_0y_1\overline{y_0}) \\ & (y_1 + \overline{y_1})(x_1x_0\overline{y_0}) \\ & (1)(x_1x_0\overline{y_0}) \\ & \underline{(x_1x_0\overline{y_0})} \end{aligned}$
--	---

$$\begin{aligned} & m_8 + m_9 + m_{12} + m_{13} \\ & x_1x_0\overline{y_1y_0} + x_1x_0\overline{y_1y_0} + x_1x_0\overline{y_1y_0} + x_1x_0\overline{y_1y_0} \\ & (y_0 + \overline{y_0})(x_1x_0\overline{y_1}) + (y_0 + \overline{y_0})(x_1x_0\overline{y_1}) \\ & (1)(x_1x_0\overline{y_1}) + (1)(x_1x_0\overline{y_1}) \\ & (x_1x_0\overline{y_1}) + (x_1x_0\overline{y_1}) \\ & (x_0 + \overline{x_0})(x_1\overline{y_1}) \\ & (1)(x_1\overline{y_1}) \\ & \underline{(x_1\overline{y_1})} \end{aligned}$$


5. Logic Circuit Diagram (using "Rail Logic")



These vertical lines are called "Rails" and are an industry standard

6. Possibly Convert to all NAND gates (ONLY IF ASKED FOR)


(This is common for VLSI implementations because NAND gates require less area on a silicon chip)



Just add Circles to represent "NOT's and make sure you add one to both ends of each wire so they cancel each other, and therefore don't change the functioning of the circuit

NOTE: If one input to the OR gate does not connect to an AND gate (i.e., is coming directly from a Rail), insert an INVERTOR gate made from a two-input NAND gate with both inputs tied together

7. Chip Circuit Diagram (not using NAND's) for implementing our Logic Circuit



8. Check Assumptions made in first step


Examine our assumption that x can't be greater than 3 bubbles.

If we let x be as big as 255, x would need 8 bits to encode it into binary, and our truth table would look like this:

X7	x6	X5	x4	x3	x2	x1	x0	y1	y0	F
----	----	----	----	----	----	----	----	----	----	---

$2^{10} = 1024$ Rows !!!

HOWEVER, an AD HOC SOLUTION to this problem is:



i.e., If any higher ordered bit to the left of the two bits used by our circuit is a 1, the OR gate will produce a 1,

And this will occur if the image processing system detects more than 3 (i.e., Binary 11) bubbles

SEQUENTIAL CIRCUITS


Dr. J. WUNDERLICH

CS/ENG 332

	SYNCHRONOUS (CLOCKED)	ASYNCHRONOUS (LEVEL)	PULSE (CLOCK-MODE)																
MODEL																			
NEXT STATE (Y_1, \dots, Y_n)	<p>INTERNAL STATE = $F(y_1, \dots, y_n)$</p> <p>(NS) CLOCKED IN</p>	<p>TOTAL STATE = $\int [(y_1, \dots, y_n), \bar{X}]$</p> <p>STABLE STATE $\xrightarrow{\Delta \text{ INPUT}}$ UNSTABLE STATE $\xrightarrow{\Delta \text{ INPUT}}$ STABLE STATE</p> <p>MUST CONSIDER UP AND DOWN SIDE OF INPUT; Z LEVEL CHANGES WHICH ARE 2 SEPARATE EVENTS THAT MAY CAUSE TWO STATE CHANGES</p>	<p>TOTAL STATE = $F[(y_1, \dots, y_n), \bar{X}]$</p> <p>STABLE STATE $\xrightarrow{\Delta \text{ INPUT}}$ STABLE STATE</p> <p>ONLY CONSIDER UP SIDE OF INPUT EACH PULSE CONSIDERED 1 EVENT AND CAN ONLY TRIGGER A SINGLE CHANGE OF STATE</p>																
RESTRICTIONS	<p>MAY Δ STATE UNDER SAME INPUTS (i.e. NEXT CLOCK)</p> <p>$y_i = F(y_i)$ TYPE OF FF USED</p> <p>① NO CHANGING INPUT DURING CLOCK PULSE (OR TRANSITION) (RPOD)</p>	<p>(Δ STABLE STATE) IFF (Δ INPUT)</p> <p>STABLE STATE IFF $y_i = Y_i$</p> <p>① CAN CHANGE INPUT ANY TIME, BUT FOR FUNDAMENTAL MODE; NO INPUTS UNTIL IN STABLE STATE</p> <p>② ONLY ONE INPUT Δ AT A TIME</p> <p>③ Δ (BETWEEN INPUT Δ'S) $>$ (Δ DURATION OF INTERNAL CHANGES)</p>	<p>(Δ STABLE STATE) IFF (Δ INPUT)</p> <p>$y_i = Y_i$ BUT CIRCUIT STILL STABLE IF INPUTS NOT PRESENT</p> <p>① INPUT PULSE MUST BE LONG ENOUGH TO Δ STATE</p> <p>② " " " MUST BE SHORT ENOUGH TO CAUSE ONLY ONE STATE Δ</p> <p>③ ONLY ONE INPUT Δ AT A TIME</p>																
RACE IN C/L	NO, BECAUSE EVERYTHING CLOCKED	IFF MULTIPLE INPUT Δ BUT THIS IS NOT ALLOWED	IFF MULTIPLE INPUT Δ BUT THIS IS NOT ALLOWED																
CRITICAL RACE IN FEEDBACK	NO, BECAUSE CLOCKED	YES, IF 2 OR MORE y_i 'S REQUIRED TO Δ SIMULTANEOUSLY	NO, BECAUSE CIRCUIT IS STABLE WHEN INPUT PULSES NOT PRESENT																
STATE ASSIGNMENT	TO MINIMIZE COMPLEXITY AND STRUCTURE OF CIRCUIT (EXAMPLE) USING CLOSED PARTITIONING TO REDUCE DEPENDENCY BETWEEN STATE VARIABLES	TO ELIMINATE CRITICAL RACE BY INTRODUCING CYCLES THROUGH UNSTABLE STATES	SAME AS FOR SYNCHRONOUS																
DESIGN	<p>① DERIVE STATE TABLE OR DIAGRAM</p> <p>② MINIMIZE: IF COMPLETELY SPECIFIED: USE PARTITIONING IF INCOMPLETELY SPECIFIED: (A) MERGER GRAPH (B) COMPATIBILITY GRAPH</p> <p>③ STATE ASSIGNMENT</p> <p>④ PICK MEMORY ELEMENTS (FF'S)</p> <p>⑤ TRANSITION/OUTPUT TABLE</p> <p>⑥ EXCITATION TABLE</p> <p>⑦ EXCITATION (Y_1) AND OUTPUT (Z) FUNCTIONS</p> <p>⑧ CIRCUIT</p>	<p>① PERMISSIVE FLOW TABLE FROM TRACE (SPEC STABLE STATE OUTPUTS)</p> <p>② MINIMIZE (A) MERGER GRAPH (B) COMPATIBILITY GRAPH</p> <p>③ STATE ASSIGNMENT (ACTUAL SECONDARY VARIABLE y_i)</p> <p>④ SPEC. OUTPUTS FOR UNSTABLE STATES:</p> <table border="1" style="margin-left: 20px;"> <tr> <td></td> <td>FOR:</td> <td>STABLE STATE OUTPUT FROM:</td> <td></td> </tr> <tr> <td>CLERK - FREE</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>FAST OUTPUT RESPONSE</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>SLOW OUTPUT RESPONSE</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table> <p>⑤ EXCITATION/OUTPUT TABLE</p> <p>⑥ " " FUNCTIONS</p> <p>⑦ CIRCUIT</p>		FOR:	STABLE STATE OUTPUT FROM:		CLERK - FREE	0	1	0	FAST OUTPUT RESPONSE	0	1	0	SLOW OUTPUT RESPONSE	0	0	0	<p>SAME AS SYNCHRONOUS EXCEPT ONLY CONSIDER WHEN INPUTS ARE ACTIVE</p>
	FOR:	STABLE STATE OUTPUT FROM:																	
CLERK - FREE	0	1	0																
FAST OUTPUT RESPONSE	0	1	0																
SLOW OUTPUT RESPONSE	0	0	0																
REFERENCES:	<p>1. KOHAN, 1971, 1978, SWITCHING AND FINITE AUTOMATA THEORY, MCGRAW-HILL PP(203-207, 207-208, 208-212)</p> <p>2. HILL, PETERLIN, 1978, 30000, SWITCHING THEORY AND LOGIC DESIGN, JOHN WILEY & SONS PP(267-285, 338-350)</p> <p>3. LANGDON, LEE, 1982, COMPUTER DESIGN, COMPUTER GRAPHICS, SAN JOSE, CA PP(524-529)</p>	<p>→ SAME →</p>	<p>→ SAME →</p>																

ANALYZE

D Flip-Flop Memory Element




ANALYZE

RS Flip-Flop memory element


"CHARACTERISTIC" TABLE

Inputs			Output
S	R	CLK	$Q(t+1)$
0	0	↑	$Q(t)$ (no change)
1	0	↑	1 SET
0	1	↑	0 RESET
1	1	↑	UNPREDICTABLE



$Q(t)$ is output level prior to ↑ of CLK.
↓ of CLK produces no change in Q.

EXAMPLE TIMING DIAGRAM:



OUTPUT CANT Δ HERE 2

For Sequential Synchronous
Digital Circuit Analysis

Flip-Flop Characteristic Tables

JK Flip-Flop		$Q(t+1)$	
J	K		
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	$Q'(t)$	Complement

RS Flip-Flop		$Q(t+1)$	
S	R		
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	?	Unpredictable

D Flip-Flop		$Q(t+1)$	
D			
0		0	Reset
1		1	Set

T Flip-Flop		$Q(t+1)$	
T			
0		$Q(t)$	No change
1		$Q'(t)$	Complement

NOTE:
Clock Edge is Implied

For Sequential Synchronous
Digital Circuit DESIGN

Flip-Flop Excitation Tables

$Q(t)$	$Q(t+1)$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

(a) RS

$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0





(b) JK

$Q(t)$	$Q(t+1)$	D
0	0	0
0	1	1
1	0	0
1	1	1

(c) D

$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0

(b) T




Graphic symbols for flip-flops

EXAMPLE) DESIGN A CIRCUIT TO DETECT AN INPUT SEQUENCE OF FOUR 1'S

STATE DIAGRAM:

★ ASSUME INPUT BITSTREAM (X) IS SYNCHRONIZED WITH CLOCK AND USE ONLY NEGATIVE EDGE-TRIGGERED FUP-FLOPS



SKIP THIS IN CS/ENGR 332

STATE TABLE REDUCTION (IF ANY):

ALL ROWS OF TABLE UNIQUE, SO NO REDUCTION

PRESENT STATE	NEXT STATE		OUTPUT	
	X=0	X=1	X=0	X=1
●	●	▲	0	0
▲	●	■	0	0
■	●	★	0	0
★	●	★	0	1

STATE ASSIGNMENT & STATE TABLE:

PRESENT STATE	INPUT		NEXT STATE	OUTPUT	J A K A J B K B				S A R A S B R B		D A D B		T A T B	
	A	B			A	B	Y							
●	0	0	0	0	0	0	0	0	0	0	0	0	0	0
●	0	0	1	0	0	1	0	0	0	0	0	0	1	0
▲	0	1	0	0	0	0	0	0	0	0	0	0	0	1
▲	0	1	1	0	1	0	0	0	0	0	1	0	1	1
■	1	0	0	0	0	0	0	0	0	0	0	0	1	0
■	1	0	1	0	1	1	0	0	0	0	1	1	0	1
★	1	1	0	0	0	0	0	0	0	0	0	0	1	1
★	1	1	1	1	1	1	1	0	0	0	1	1	0	0

MAPS:


Four Karnaugh maps for variables JA, KA, JB, KB, SA, RA, SB, RB, DA, DB, TA, TB, and Y. Each map shows the logic for that variable based on present state bits A, B and input X.

- $J_A = BX$
- $K_A = X'$
- $J_B = X$
- $K_B = A + X'$
- $Y = ABX$
- $S_A = BX$
- $R_A = X'$
- $S_B = XB'$
- $R_B = BA' + X'$
- $Y = ABX$
- $D_A = BX + AX$
- $D_B = B'X + AX$
- $Y = ABX$
- $T_A = AX + AB'X$
- $T_B = B'X + BX' + AB$
- $T_B = (B \oplus X) + AB$
- $Y = ABX$


IMPLEMENT:

Four logic circuit diagrams implementing the logic from the maps. Each circuit uses two 4-bit flip-flops (A and B) and various logic gates (AND, OR, NOT) to produce the output Y. The first circuit implements JA, KA, JB, KB, and Y. The second implements SA, RA, SB, RB, and Y. The third implements DA, DB, and Y. The fourth implements TA, TB, and Y. Some gates are marked as 'DONT NEED'.

2) STATE DIAGRAM:



DESIGN A CIRCUIT TO DETECT AN INPUT SEQUENCE OF 3 ONES ALSO, DETECT SELF-CORRECTION.



(ASSUME EACH UNUSED STATE TRANSITIONS DIRECTLY TO A USED STATE. THE VERIFY THIS)

3) STATE TABLE:

Q(t)	Q(t+1)
00	01
01	00
10	01
11	00

6) FLIP-FLOP INPUTS:

JK	SR	D	T
00	00	0	0
01	01	0	1
10	10	1	1
11	11	1	0

EXCITATION TABLES (FOR DESIGN)



Q(t) Q(t+1)	J	K
00	0	X
01	X	X
10	X	0
11	X	0

Q(t) Q(t+1)	S	R
00	0	X
01	X	X
10	X	0
11	X	0


Q(t) Q(t+1)	D
00	0
01	1
10	1
11	1

Q(t) Q(t+1)	T
00	0
01	1
10	1
11	0

7) SIMPLIFY OUTPUTS AND FLIP-FLOP INPUTS:




8) LOGIC CIRCUIT IMPLEMENTATION:



10) ANALYZE CIRCUIT TO SEE WHERE UNUSED STATE GOES (SHORT-CUT: JUST USE FF INPUT EQUATIONS)

UNUSED STATE	FLIP-FLOP INPUT WHERE AT TIME X	IT GOES
000	$J_A=0, K_A=1, J_B=0, K_B=1$	000
011	$J_A=1, K_A=1, J_B=1, K_B=1$	011
101	$J_A=1, K_A=1, J_B=0, K_B=1$	101
111	$J_A=1, K_A=1, J_B=1, K_B=1$	111

11) DRAW COMPLETE STATE DIAGRAM:




13) CHECK ASSUM

EXAMPLE #1

Design a BCD (Binary Coded Decimal) counter using T flip-flops, and the simplest circuitry possible (i.e., this means don't have an input, and connect a push-button switch to the Flip-Flops). Also, this counter resets to zero after nine. Don't force the unused states to go anywhere. And as usual, don't try to "minimize the machine," convert to NAND's, or create a Chip Circuit Diagram (i.e., only do these things when specifically asked for).

STEP #1 Define The Problem (with a Block Diagram)


Let's not have an input to trigger each count, but instead let's act as the clock by substituting a push-button switch tied to the positive terminal of our power supply (which is equivalent to a Logic-1)



STEP #2 Draw State Diagram.

No need to label transition-arrows since there are no inputs (Thanks to our acting as the clock)

Also, we can use state variables for outputs



STEP #3 Encode Variables → Already Binary. And we need four State Variables here (A,B,C,D) for the four bits used for BCD

STEP #4 Minimize Machine → (not done in EGR/CS332)

STEP #5 Make State Table

There are no output columns since we are using the state variables for outputs

STEP #6 Append flip-flop inputs using excitation tables


(using **EXCITATION** TABLE for T Flip-Flop for this problem):

Present State	Next State	T Flip-Flop Input	
Q(t)	Q(t+1)	to achieve Q(t+1)	
0	0	0	No Change
0	1	1	Toggle
1	0	1	Toggle
1	1	0	No Change


STATE TABLE

PRESENT STATE				NEXT STATE				FLIP-FLOP INPUTS					
Q(t)				Q(t+1)									
A	B	C	D	A	B	C	D	Ta	Tb	Tc	Td	m	
0	0	0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	1	0	0	1	0	0	0	1	1	1	1
0	0	1	0	0	0	1	1	0	0	0	0	1	2
0	0	1	1	0	1	0	0	0	1	1	1	1	3
0	1	0	0	0	1	0	1	0	0	0	0	1	4
0	1	0	1	0	1	1	0	0	0	1	1	1	5
0	1	1	0	0	1	1	1	0	0	0	0	1	6
0	1	1	1	1	0	0	0	0	1	1	1	1	7
1	0	0	0	1	0	0	1	0	0	0	0	1	8
1	0	0	1	0	0	0	0	1	1	0	0	1	9
1	0	1	0	?	?	?	?	X	X	X	X	10	
1	0	1	1	?	?	?	?	X	X	X	X	11	
1	1	0	0	?	?	?	?	X	X	X	X	12	
1	1	0	1	?	?	?	?	X	X	X	X	13	
1	1	1	0	?	?	?	?	X	X	X	X	14	
1	1	1	1	?	?	?	?	X	X	X	X	15	

STEP #7 Simplify flip-flop inputs using maps



STEP #8 Draw Logic circuit



STEP #9 Convert to NANDS → Not asked for

STEP #10 Analyze unused states using flip-flop characteristic table and remembering your Flip Flop input functions:


$$\begin{aligned} T_a &= AD + BCD \\ T_b &= CD \\ T_c &= \overline{AD} \\ T_d &= 1 \end{aligned}$$

After you fill in the part of the table evaluating all Flip-Flop Inputs, use the T Flip-Flop **CHARACTERISTIC** TABLE to look at each State Variable:

Flip-Flop Input	What happens to State Variable at next clock edge
T	Q(t+1)
0	Q(t) No Change
1	$\overline{Q(t)}$ Toggle

PRESENT STATE Q(t)				CALCULATE FLIP-FLOP INPUTS				NEXT STATE Q(t+1)			
A	B	C	D	Ta	Tb	Tc	Td	A	B	C	D
1	0	1	0	0	0	0	1	1	0	1	1
1	0	1	1	1	1	0	1	0	1	1	0
1	1	0	0	0	0	0	1	1	1	0	1
1	1	0	1	1	0	0	1	0	1	0	0
1	1	1	0	0	0	0	1	1	1	1	1
1	1	1	1	1	1	1	0	0	0	1	0

STEP #11 Re-draw state diagram to show unused states




STEP #12 Chip Circuit Diagram (only when asked for in EGR/CS332)

STEP #13 Review assumptions → None made (other than we don't want to force the unused state anywhere for the given problem – however, in reality you probably want to force your machine to reset if an unused state occurs – i.e., force it back to the initial state because the unused state is most likely an error)

EXAMPLE #2


Given the following State Diagram, state in words what it is doing, then draw the block diagram, then continue all the design steps. Use JK flip-flops, and use the simplest circuitry possible (i.e., this means don't have an input, and connect a push-button switch to the positive terminal of our power supply). And as usual, don't try to "minimize the machine," convert to NAND's, or create a Chip Circuit Diagram (i.e., only do these things when specifically asked for).



In words, what this is doing: This is a counter that counts from 000 to 001 to 010 to 100 to 101 to 110, then resets to 000

STEP #1 Define The Problem (with a Block Diagram)

Let's not have an input to trigger each count, but instead let's act as the clock by substituting a push-button switch tied to the positive terminal of our power supply (which is equivalent to a Logic-1)



STEP #2 Draw State Diagram. GIVEN

STEP #3 Encode Variables → already Binary. And we need three State Variables (A,B,C) for the three bits used in the given count

STEP #4 Minimize Machine → (not done in this course)

STEP #5 Make State Table

There are no output columns since we are using the state variables for outputs

STEP #6 Append flip-flop inputs using excitation tables

(using **EXCITATION** TABLE for JK Flip-Flop for this problem):








Present State	Next State	JK Flip-Flop Inputs		
Q(t)	Q(t+1)	to achieve Q(t+1)		
0	0	0	X	No Change (00) or Reset (01)
0	1	1	X	Set (10) or Toggle (11)
1	0	X	1	Reset (01) or Toggle (11)
1	1	X	0	No Change or Set

STATE TABLE

PRESENT STATE Q(t)			NEXT STATE Q(t+1)			FLIP-FLOP INPUTS						
A	B	C	A	B	C	Ja	Ka	Jb	Kb	Jc	Kc	m
0	0	0	0	0	1	0	X	0	X	1	X	0
0	0	1	0	1	0	0	X	1	X	X	1	1
0	1	0	1	0	0	1	X	X	1	0	X	2
0	1	1	?	?	?	X	X	X	X	X	X	3
1	0	0	1	0	1	X	0	0	X	1	X	4
1	0	1	1	1	0	X	0	1	X	X	1	5
1	1	0	0	0	0	X	1	X	1	0	X	6
1	1	1	?	?	?	X	X	X	X	X	X	7

Don't move the unused states from the row corresponding to the midterm that represents it; this is to preserve the integrity of the Simplification Maps and the order of all the cells within them

STEP #7 Simplify flip-flop inputs using maps



STEP #9 Convert to NANDS → not asked for

STEP #10 Analyze unused states using flip-flop characteristic table and remembering your Flip Flop input functions:


$$\begin{aligned} J_a &= B \\ K_a &= B \\ J_b &= C \\ K_b &= 1 \\ J_c &= \overline{B} \\ K_c &= 1 \end{aligned}$$

After you fill in the part of the table evaluating all Flip-Flop Inputs use the JK Flip-Flop **CHARACTERISTIC TABLE** to look at each State Variable:

Flip-Flop Inputs		What happens to State Variable at next clock edge	
J	K	Q(t+1)	
0	0	Q(t)	No Change
0	1	0	Reset
1	0	1	Set
1	1	$\overline{Q(t)}$	Toggle

PRESENT STATE			CALCULATE FLIP-FLOP INPUTS						NEXT STATE		
Q(t)									Q(t+1)		
A	B	C	J _a	K _a	J _b	K _b	J _c	K _c	A	B	C
1	1	1	1	1	1	1	0	1	0	0	0
0	1	1	1	1	1	1	0	1	1	0	0

STEP #11 Re-draw state diagram to show unused states



STEP #12 Chip Circuit Diagram (only when asked for in EGR/CS332)

STEP #13 Review assumptions → None made (other than we don't want to force the unused state anywhere for the given problem – however, in reality you probably want to force your machine to reset if an unused state occurs – i.e., force it back to the initial state because the unused state is most likely an error)

Typical Machine-Instruction Cycle

Dr. Joseph Wunderlich

Phase 1: "FETCH"


- CPU puts address of the "next" machine instruction onto the Address bus
- CPU sends "READ" signal to memory (cache's first, then main memory)
- Instruction read into CPU via data bus from first memory where it is found (i.e., L1 cache, or L2 cache, or main memory)
- If it is not located in any of them, this is a "Page Fault" and a new page must be put into main memory from disk storage

Phase 2: "DECODE"

- CPU decodes instruction put into it's Instruction Register during the "FETCH
- Machine Instructions have two main parts:
 1. **OP-Code**: Identifies which instruction to execute
 2. **Operand**: Data to be used during execution

Phase 2: "DECODE" continued

- Typical Instruction Format:



5 to 11 bits in OP-Code

Therefore $2^5=32$ to $2^{11}=2048$ different machine instructions in "**Instruction Set**"

- Some simple Microcontrollers (e.g., PIC's) have only 32 instructions
- Some large-scale machines (e.g., IBM S/390) have close to 2000 instructions

Phase 2: "DECODE" continued

- Location of operand:
 1. "IMMEDIATE:" Data encoded into machine instruction (Fastest to execute)
 2. "MEMORY-REFERENCED:" Data located in memory at a location defined by address encoded into machine instruction (Slowest to execute)
 3. "REGISTER-REFERENCED:" Data is located in an internal CPU register and its register number is encoded into machine instruction

Phase 3: "EXECUTE"

- If necessary, read operand data from cache's or main memory:
 1. CPU puts address of operand onto address bus
 2. CPU exerts a "READ" signal
 3. Data read into CPU via data bus from first memory where it is found (i.e., L1 cache, or L2 cache, or main memory)
 4. If it is not located in any of them, this is a "Page Fault" and a new page must be put into main memory from disk storage
- Many different types of data manipulations are carried out depending on the type of instruction (e.g., ADD, SUBTRACT, MULTIPLY, MOVE, JUMP, etc.)



Phase 4: "WRITE-BACK"

- This phase is only necessary for memory referenced instructions which write results back to memory:
 1. CPU puts address onto address bus of where data is to be written to
 2. CPU puts Data onto data bus
 3. CPU exerts a "WRITE" signal
 4. Data written into memory

Combinational and Sequential Logic Design of a CPU

J. Wunderlich, Ph.D.
Elizabethtown College

Review of Design Steps

Sequential Design

- Step 1: Define problem
- Step 2: Create state diagram
- Step 3: Encode variables !
- Step 4: Minimize machine ?
- Step 5: Create state table
- Step 6: Append flip-flop inputs
- Step 7: Find simplified function(s)
- Step 8: Draw logic circuit
- Step 9: Convert to NAND's ?
- Step 10: Analyze any unused states ?
- Step 11: Revise state diagram ?
- Step 12: Check Assumptions
- Step 13: Chip circuit diagram ?

Combinational Design

- Step 1: Define problem
- Step 2: Encode variables ?
- Step 3: Create truth table
- Step 4: Find simplified function(s)
- Step 5: Draw logic circuit
- Step 6: Convert to NAND's ?
- Step 7: Check assumptions
- Step 8: Chip circuit diagram ?

NOTE: ? = may not be required


CPU Design

Sequential Design

- A Finite State Machine (FSM) is the *heart* of the CONTROL UNIT (a.k.a. "*The Puppet Master*")
- Also REGISTERS made from SRAM or D flip-flops

Combinational Design

- Everything in CPU other than control unit is considered the DATA PATH (a.k.a. "*The Puppet*")



A Dr.W. CPU Design Example

“Write Specifications”



- DESIGN BIT-WIDTH : Front Side Bus (FSB) and internal CPU bus are 16-bit
- DESIGN REGISTER SET : Four 16-bit general-purpose registers (R_0, R_1, R_2, R_3)
- DESIGN INSTRUCTION SET :
 - Four **register**-referenced (*using user-specified registers R_i, R_j, R_k*)
 - » **ADD** R_i, R_j, R_k [RTN: $R_i + R_j \rightarrow R_k$]
 - » **SUB** R_i, R_j, R_k [RTN: $R_i - R_j \rightarrow R_k$]
 - » **AND** R_i, R_j, R_k [RTN: $R_i \text{ AND } R_j \rightarrow R_k$]
 - » **OR** R_i, R_j, R_k [RTN: $R_i \text{ OR } R_j \rightarrow R_k$]
 - Two **memory**-referenced (*using user-specified registers R_i, R_j, R_k*)
 - » **ADD@** R_i, R_j, R_k [RTN: $(R_i) + (R_j) \rightarrow (R_k)$]
 - » **SUB@** R_i, R_j, R_k [RTN: $(R_i) - (R_j) \rightarrow (R_k)$]
 - Two mixed **register/memory**-referenced (*using user-specified reg's R_i, R_j, R_k*)
 - » **MOVEIN** R_i, R_j [RTN: $(R_i) \rightarrow R_j$]
 - » **MOVEOUT** R_i, R_j [RTN: $R_i \rightarrow (R_j)$]

(R) means R contains address of data in memory

NOTE: RTN= Register Transfer Notation

A Dr.W. CPU Design Example

“Design Instruction FORMAT”




- Need $\log_2(8) = 3$ bits for OP-CODE (i.e., since 8 instructions)
- Need three 2-bit fields to specify OPERANDS (i.e., which of 4 reg's to use)
- EXAMPLE (including MACHINE CODE) :
 - Four **register**-referenced (*using user-specified registers R_i, R_j, R_k*)
 - » **ADD** R_0, R_1, R_2 [RTN: $R_0 + R_1 \rightarrow R_2$] [000000110]
 - » **SUB** R_1, R_2, R_3 [RTN: $R_1 - R_2 \rightarrow R_3$] [001011011]
 - » **AND** R_0, R_1, R_2 [RTN: $R_0 \text{ AND } R_1 \rightarrow R_2$] [010000110]
 - » **OR** R_1, R_2, R_3 [RTN: $R_1 \text{ OR } R_2 \rightarrow R_3$] [011011011]
 - Two **memory**-referenced (*using user-specified registers R_i, R_j, R_k*)
 - » **ADD@** R_0, R_1, R_2 [RTN: $(R_0) + (R_1) \rightarrow (R_2)$] [100000110]
 - » **SUB@** R_1, R_2, R_3 [RTN: $(R_1) - (R_2) \rightarrow (R_3)$] [101011011]
 - Two mixed **register/memory**-referenced (*using user-specified reg's R_i, R_j, R_k*)
 - » **MOVEIN** R_0, R_1 [RTN: $(R_0) \rightarrow R_1$] [1100001XX]
 - » **MOVEOUT** R_1, R_2 [RTN: $R_1 \rightarrow (R_2)$] [1110110XX]

NOTE:
X= “Don't Care”


A Dr.W. CPU Design Example

“Begin sketching ARCHITECTURE”




A Dr.W. CPU Design Example


“Take a closer look at CONTROL UNIT”



A Dr.W. CPU Design Example
"Take a closer look at CONTROL UNIT"



A Dr.W. CPU Design Example
 "Take a closer look at CONTROL UNIT"



Now we are ready for logic design

Sequential Design


- Step 1: Define problem
- Step 2: Create state diagram
- Step 3: Encode variables !
- Step 4: Minimize machine ?
- Step 5: Create state table
- Step 6: Append flip-flop inputs
- Step 7: Find simplified function(s)
- Step 8: Draw logic circuit
- Step 9: Convert to NAND's ?
- Step 10: Analyze any unused states ?
- Step 11: Revise state diagram ?
- Step 12: Chip circuit diagram ?
- Step 13: Check Assumptions

NOTE: ? = may not be required

Step 1

■ Define Problem


- Draw Block Diagrams
- Make Assumptions
 - » (assume synchronous for undergrad courses)



Step 2


NOTE:
CNTRL = all control signals to *DATA PATH*

■ Create State Diagram



Step 2 (cont.)

- Create State Diagram (if we did a Full Design)
 - Much more Complexity required!!
 - Need Memory Read/Write States (with internal FSM's for communication "handshaking" with memory) for Fetching instructions, reading operands, and writing results to memory
 - Since 9 inputs, could need as many as $2^9 = 512$ transitions from each state (actually much less, but still many needed!)



We can however continue some here

NOTE:
CNTRL = all control signals to DATA PATH

Assign State Variables	State Table				Append Flip-Flop Inputs (ASSUME JK's)					using JK Excitation Table:					
	A	B	Q(t)	BIT 1 of Q(t+1)	Q(t+1)	OUTPUT	JA	KA	Jb	Kb	m	Q(t)	Q(t+1)	J	K
FETCH	0	0	0	0	0	1	CTRL	0	x	1	x	0	0	0	x
DECODE	0	1	0	0	1	0	CTRL	0	x	1	x	1	0	1	x
EXECUTE	1	0	0	1	0	0	CTRL	1	x	x	1	2	1	0	x
WRITEBACK	1	1	0	1	1	0	CTRL	1	x	x	1	3	1	1	x
			1	0	0	0	CTRL	x	1	0	x	4			
			1	0	1	1	CTRL	x	0	1	x	5			
			1	1	0	0	CTRL	x	1	x	1	6			
			1	1	1	0	CTRL	x	1	x	1	7			

JA = B

A	B	OP1
0	0	1
0	1	1
1	0	x
1	1	x

KA = B + OP1'

A	B	OP1
x	x	x
x	x	x
1	0	1
1	1	1

Jb = A' + OP1

A	B	OP1
1	1	x
1	0	x
0	1	x
0	0	x

Kb = 1

A	B	OP1
x	x	x
x	x	x
x	x	x
x	x	x

DRAW LOGIC
CIRCUIT HERE

Let's write some Assembly Language using Dr. Wunderlich's Instruction Set

RECALL:

EXAMPLE (including MACHINE CODE):

- Four **register-referenced** (using user-specified registers R_i, R_j, R_k)
 - » **ADD** R_0, R_1, R_2 [RTN: $R_0 + R_1 \rightarrow R_2$] [000000110]
 - » **SUB** R_1, R_2, R_3 [RTN: $R_1 - R_2 \rightarrow R_3$] [001011011]
 - » **AND** R_0, R_1, R_2 [RTN: $R_0 \text{ AND } R_1 \rightarrow R_2$] [010000110]
 - » **OR** R_1, R_2, R_3 [RTN: $R_1 \text{ OR } R_2 \rightarrow R_3$] [011011011]
- Two **memory-referenced** (using user-specified registers R_i, R_j, R_k)
 - » **ADD@** R_0, R_1, R_2 [RTN: $(R_0) + (R_1) \rightarrow (R_2)$] [100000110]
 - » **SUB@** R_1, R_2, R_3 [RTN: $(R_1) - (R_2) \rightarrow (R_3)$] [101011011]
- Two mixed **register/memory-referenced** (using user-specified reg's R_i, R_j, R_k)
 - » **MOVEIN** R_0, R_1 [RTN: $(R_0) \rightarrow R_1$] [1100001XX]
 - » **MOVEOUT** R_1, R_2 [RTN: $R_1 \rightarrow (R_2)$] [1110110XX]

NOTE:
X = "Don't Care"

Using Dr. Wunderlich's Instruction Set,
write an Assembly Language program to:

Add ("ADD") the two-byte Data (0009h) from **Register 0**,
to the two-byte Data (0003h) from **Register 1**,
and put the result in **Register 2**


Assembly Code	Comments	Machine Code (in Binary)	CPU Register Contents (in Hex)	RAM "Memory" Contents (everything in Hex)
	INITIAL CONDITIONS		R0 0009 R1 0003 R2 R3	0000 . FFFF
ADD R_0, R_1, R_2	RTN: $R_0 + R_1 \rightarrow R_2$ 0009 + 0003 = 000C	000000110	R0 0009 R1 0003 R2 000C R3	0000 . FFFF

Using Dr. Wunderlich's Instruction Set, and assuming two-byte "Words" of Data in RAM Memory, write an Assembly Language program to:


Add ("ADD@") the two-byte Data (0009h) from the Memory Address FFFEh stored in Register 0, to the two-byte Data (0003h) from the Memory Address FFFFh stored in Register 1, and put the result in Memory at the Address 0000h stored in Register 2,

Assembly Code	Comments	Machine Code (in Binary)	CPU Register Contents (in Hex)	RAM "Memory" Contents (everything in Hex)
---------------	----------	--------------------------	--------------------------------	---

INITIAL CONDITIONS



ADD@ R0,R1,R2 RTN: (R0) + (R1) --> (R2) 100000110
0009 + 0003 = 000C




Using Dr. Wunderlich's Instruction Set, and assuming two-byte "Words" of Data in RAM Memory, write an Assembly Language program to:


- 1) Load (i.e., "MOVEIN") the two-byte Data (0003h) from the Memory Address FFFFh stored in Register 0, into Register 2
- 2) ADD contents of Register 2 to contents of Register 3 (which is initially set to 007h) and put result in Register 3
- 3) Store (i.e., "MOVEOUT") the contents of Register 3 to the Memory Address 0000h that is in Register 1

Assembly Code	Comments	Machine Code (in Binary)	CPU Register Contents (in Hex)	RAM "Memory" Contents (Addresses and Data in Hex)
---------------	----------	--------------------------	--------------------------------	---

INITIAL CONDITIONS




MOVEIN R0,R2 RTN: (R0) --> R2 1100010XX



ADD R2,R3,R3 RTN: R2 + R3 --> R3 000101111
0003 + 0007 = 000A




MOVEOUT R3,R1 RTN: R3 --> (R1) 1111101XX



"Minimal Computer-Architecture"

by J Wunderlich PhD

Note: This is the one thing that you need to know for both EGR/CS230 and EGR/CS332



Program Counter addresses machine instructions to be fetched from memory

Instruction Register receives fetched machine instruction

Control Logic creates all routing signals after decoding the fetched machine instruction

Arithmetic Logic Unit (ALU) performs arithmetic and logical manipulation of data and addresses

Registers (i.e., general purpose registers) to sometimes store intermediate results of calculations

Status Register holds status flags and condition codes (Parity, Comparison Bit, and sometimes control bits for machine configuring)

Memory (i.e. "main memory") stores data and instructions, and sometimes intermediate results of calculations

Stack stores addresses (or processor status) for returning from program-calls (or interrupts)

Input/Output ("I/O") "Channels" often addressed as memory (i.e., memory-mapped I/O)

NOTE 1: What is actually in a CPU vs on a Motherboard varies by Microprocessor and Microcontroller system

NOTE 2: Cache Memories, Bus Controller, and an assortment of other functional parts are not shown on this simplest of diagrams