
BOOLEAN IDENTITIES

To be referenced by number in EGR/CS332, 333, and 433



X' is the inverse of **X** and will be referenced as $\overline{\mathbf{X}}$ in EGR/CS332,333, and 433. Please use this notation. (*The X' notation is just easier for typing*)

		•	+	\oplus
х	Y	AND	OR	XOR
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0

JT Wunderlich PhD

Two's Complement

By Thomas Finley, April 2000 http://www.cs.cornell.edu/~tomf/notes/cps104/twoscomp.html#fromtwo

Two's complement is the way computer represents integers.

Conversion to Two's Complement

Suppose we're working with 8 bit quantities and find how -28 is expressed in two's complement.

First write 28 in binary. 00011100 Then <u>invert digits</u>. 11100011 Then <u>add 1</u>. 11100100

Conversion <u>from</u> Two's Complement (<u>DO SAME THING</u> !)

Use number <u>0x</u>FFFFFFF (i.e., <u>in HEX</u>)

In binary:

It's leftmost bit is 1, which means it represents a number that is negative. A leading 1 means number is negative, a leading 0 means positive.

Invert digits:

So OxFFFFFFFF in 2's compliment is -1

Arithmetic with Two's Complement

One of the nice properties of two's complement is that addition and subtraction is made very simple. With a system like two's complement, <u>the circuitry for addition and subtraction can</u> <u>be unified</u>, whereas otherwise they would have to be treated as separate operations.

Example 1: Add 69 and 12. If we use decimal, the sum is 81. But let's use binary.

0000 0000 0000 0000 0000 0000 0101 0001 (81)

Example 2: Subtract 12 from 69. Now, <u>69 - 12 = 69 + (-12)</u>. To get the negative of 12 we take its binary representation, invert, and add one. 0000 0000 0000 0000 0000 0000 1100 Invert the digits. 1111 1111 1111 1111 1111 1111 0011 And add one. 1111 1111 1111 1111 1111 1111 0100 The last is the binary representation for -12. As before, we'll add the two numbers together.

0000 0000 0000 0000 0000 0000 0011 1001 (57)

We result in 57, which is 69-12. *Note that the leftmost sum will have a carry out which is ignored here.*

Example 3: Lastly, subtract 69 from 12. 12 - 69 = 12 + (- 69). The two's complement representation of 69 is the following 1111 1111 1111 1111 1111 1011 1011 So we add this to 12.

0000 0000 0000 0000 0000 0000 0000 1100 (12) + 1111 1111 1111 1111 1111 1011 1011 (-69)


1111 1111 1111 1111 1111 1110 0111 (-57) This results in 12 - 69 = -57, which is correct.

CS/EGR 332 COMBINATIONAL DIGITAL CIRCUIT DESIGN EXAMPLE

JT Wunderlich PhD

The system below is designed using J Wunderlich's <u>eight steps for digital combinational logic circuit</u> <u>design</u> to detect the number of bubbles in a chocolate bar, and open a trap door on a conveyer belt when the number of bubbles EXCEEDS the number on a selector switch.

1. Define Problem




Max # of allowable defects


- F = 1 IF x > y were x and y can be 0, 1, 2, or 3.
- F = 1 if "FAILS TEST" \rightarrow Trap door opens
- Assume x can't be > 3, and address this assumption later

2. Encode Input and Output Variables into Binary from Analog values


Our problem has 4 analog values per variable (i.e., 0.1.2.3), so: $2^n = 4$



Analog value of F is 1, so no need to encode it into Binary:




3. Create Truth-Table



Output F = 1 if input x > input y

4. Find a Simplified Boolean Function

- Using Simplification Maps to find Minimal Sum of Products (SOP)
 - o i.e., an OR is a logical sum, and an AND is a logical product
- We will spend a couple weeks learning how to derive and use all 1,2,3,4, and 5 variable versions of these maps



Minimal SOP = $F = x_0\overline{y_1}\overline{y_0} + x_1\overline{y_1} + x_1x_0\overline{y_0}$

Proof of Simplification Map Using Boolean Algebra (THIS IS NOT A REQUIRED STEP OF THE DESIGN PROCESS)

$$F = m4 + m8 + m9 + (m12 + m12) + m13 + m14$$

$$(m4 + m12) \qquad (m12 + m14)$$

$$(\overline{x1x0y1y0} + x1x0y1y0) \qquad (x1x0y1y0 + x1x0y1y0)$$

$$(x1 + \overline{x1})(x0\overline{y1y0}) \qquad (y1 + \overline{y1})(x1x0\overline{y0})$$

$$(1)(x0\overline{y1y0}) \qquad (1)(x1x0\overline{y0}) \qquad (1)(x1x0\overline{y0})$$

$$(x1x0\overline{y0}) \qquad (x1x0\overline{y0})$$

$$m8 + m9 + m12 + m13$$

$$x1\overline{x0}\overline{y1y0} + x1\overline{x0}\overline{y1y0} + x1\overline{x0}\overline{y1y0} + x1\overline{x0}\overline{y1y0}$$

$$(y0 + \overline{y0})(x1\overline{x0}\overline{y1}) + (y0 + \overline{y0})(x1\overline{x0}\overline{y1})$$

$$(1)(x1\overline{x0}\overline{y1}) + (1)(x1\overline{x0}\overline{y1})$$


$$(x1\overline{x0}\overline{y1}) + (x1\overline{x0}\overline{y1})$$


$$(x0 + \overline{x0})(x1\overline{y1})$$

$$(1)(x1\overline{y1})$$

$$(x1\overline{y1})$$


5. Logic Circuit Diagram (using "Rail Logic")





not connect to an AND gate (i.e., is coming directly from a Rail), insert an INVERTOR gate made from a twoinput NAND gate with both inputs tied together


7. Chip Circuit Diagram (not using NAND's) for implementing our Logic Circuit




8. Check Assumptions made in first step

Examine our assumption that x can't be greater than 3 bubbles.

If we let x be as big as 255, x would need 8 bits to encode it into binary, and our truth table would look like this:



HOWEVER, an <u>AD HOC SOLUTION</u> to this problem is:



i.e., If any higher ordered bit to the left of the two bits used by our circuit is a 1, the OR gate will produce a 1,


And this will occur if the image processing system detects more than 3 (i.e., Binary 11) bubbles

	SEQUENTIAL LIRE	UITS	
	Dr. J LUNDERUCH		
5	SYNKHRONOUS (CLOCKED)	ACVIDENT NIC	
	C/L = COMBINATIONAL	ASYNCHRONOUS (LEVEL)	PULSE (CLOCK-MODE)
MODEL	IMPUT OUTPUT	INPUT STATE X -> C/L -> E	REALDED WILL X - C/L Z
	PRESENT YAR		Ni Vi
The second s	MUST BE FERDBACK	DELAY ONLY	
	LLOCK PATH BROKEN	TOTAL	MAY BE A FEFO BACK CLK PATHICAM EJABLE BE GROKEN
NEXT STATE (YY.)	$siraie = f(y_i, y_j)$	state = S (y: y;	$\frac{\text{Tot} M}{\text{STATE}} = \mathcal{F}\left[\left(\mathcal{J}_{i}, \mathcal{K}_{j}\right), \dot{\mathbf{X}}\right]$
C 12	(NS) CLOCKED 14	STABLE STABLE STABLE STABLE	STABLE STABLE
		STATE ON A STATE - STATE	STATE A STATE
		INPUT	
		MUST CONSIDER UP AND DOWN SIDE OF INPUT; Z LEVEL CHANGES WHICH	ONLY CONSIDER UP SIDE
		ARE 2 SEPERATE EVENTS THAT MAY CAUSE TWO	EACH PULSE CONSIDERED LEVENT AND CAN ONLY TRUGGER A SIMULE CHANGE
		STATE CHANGES	OF STATE
	MAY & STATE LANDER SAME INPUTS (IC: NEXT CLOCK)	(STABLE) IFF (SINPLET)	(STABLE) IFF (INPLT)
	y==f(Yz, FF) used	STABLE IFF Y:= Y:	WI = YA BUT EIRCUIT STILL STABLE IF INPUTS NOT PRESENT
ESTRICTIONS	D NO CHANGING INPLIT OURING CLOCK PLUSE (OR TRANSLITION) (EDGE)	D CAN CHANGE INPUT ANY TIME, BUT FOR FUNDAMENTAL MODE, NO INPUTA UNTIL IN STABLE STATE	DINPUT PULSE MUST BE LONG ENOUGH TO DISTATE
		BONLY ONE INPUT & AT ATIME	
		BETWEEN INPUT DE CUPATION OF	3 ONLY ONLE INPUTS AT ATME
ACE IN CLL	NO, BELAUSE ENERYTHING CLOCKED		IFF MULTIPLE INPUT A
ALE IN FEEDBACK	NO, BELANSE CLOCKED	-YES, IF ZOR HORE M'S	NO, BELAUSE CIRCUITIS STABLE
		REDIRED TO A SIMALTANEOUSLY	WHEN INPUT PULSES NOT PRESENT
STATE	TO MINIMIZE COMPLEXITY AND STRUCTURE OF CIRCUIT	TO ELIMINATE CRITICAL RACE BY INTRODUCIALS	SAME AS FOR SYNCHRONDUS
	ENAMPLE USING CLOSED PARTITUM TO PEDLE OFFENDENCY BETWEEN STATE VARIABLES	STATES	
DESIGN	DERIVE STATE TABLE OF DUAGRAM DMINIMIZE:	BPEINITIVE ELON TABLE FROM TRACE (SPEC STABLE STATE OUT PUTS) MILTING () MINIMIZE	SAME AS
A COLUMN TO A COLUMNT TO A COLUMNT TO A COLUMNTA A COLU	IF EDMPLETELY SPECIFIED: USE PARTITIONING	(2) MEALER GEAPH 	STACHTONIOUS EXCEPT
	(b) Compatibility aparts	ASPEC. OUTPUTS FOR UNSTABLE STATES:	ONLY CONSIDER
	STATE ASSIGNMENT DPICK MEMORY ELEMENTS (FFS) STRANSITION/OUTPUT TABLE SEXCITATION TABLE	FOR: STABLESTATE OUTNI FULCEDE FEOMONTO FULCEDE O O FREE I	ARE ACTIVE
	DEACITATION TABLE DEACITATION (Y) AND OUT PUT (Z) FUNCTIONS OCIECUAT	RESPONSE 1 0 0 SLOW RATION 0 1 0	
		DELECUIT	
eferences:	1. KOHAN, EN1, 1973 SHITCH / 14 AMP FAITE ATOMAN THEORY, MICKAW - HILL PP(200477)20756,353 M 35, 773) 2. HILL, FRENCH IN 1983 30040, SWITCHING THEORYAN		
a an anna ann an a	LOW PRACH TO BE STORE SUITER AND THE DEAL AND THE DEAL AND THE DEAL AND THE PRACH AND THE PRACH AND THE CARPORT AND THE CARPOR		

· ANALYZE

D Flip-Flop Memory Element


"CHARACTERISTIC TABLE" 0 D 0(2+1 D CLK CLOCK 0 ↑ 0 1 DIAGRAM (a)D CLOCK (Positive Edge-Triggered) C 0 (b)



		3.00	JK Flip-Fl	ор	_	RS Flip-Flop						
	J	ĸ	Q(t + 1)		S	R	Q(t+1)					
	0	0	Q(t)	No change	0	0	Q(t)	No change				
,	0	1	0	Reset	0	1	0	Reset	2			
	1.	0	1	Set	. 1	0	1	Set				
, s ²	1	1	Q'(t)	Complement	1	1	?	Unpredictable				
					с. —							
2	1	i at	D Flip-Flop			23 2010-00	T Flip-Fl	ор				
2 .	D		Q(t + 1)		Ţ		Q(t+1)	N				
	0		. 0'	Reset	0		Q(t)	No change	÷.;			
		1		Set			Q'(t)	Complement				


NOTE: CLock Edge is Implied

	Flip-F	lop Excitatio	on Tal	bies	Digital	Circi	uit DE	SIC	эN	
3 	Q(t)	Q(t+1)	S	R	0(1) ((t + 1))	<u> </u>	K	
	0 0 1 1	0 1 0 1	0 1 0 X	X 0 1 0	0 0 . 1 1		0 / / / 1 0 1	0 1 X X	X X 1 0	
	-	(a) <i>RS</i>	1	and solution.			(b) <i>JK</i>			
	Q(t)	Q(t+1)	D			Q ((t))	Q((t +	1)	T	
	0 0 1 1	0 1 0 1	0 1 0 1			0 0 1 1	0 1 0 1	4 4 4	0 1 1 0	2 2
	a vi	(c) D					(b) <i>T</i>			



Graphic symbols for flip-flops


 $\frac{1}{1+\frac{1}{2}}\frac{1}{\tau_1}\frac{1}{\tau_2}$



STATE DIAGRAM:	I DEG	NENT SEQUENCE	OF 3 ONES
	TO ALSO,	IASS	UME EACH UNUSED K
0/0/00/	FOR CA/EGR 333		E VERIE
3(7)5 0/00	BIT STREAM(X) IS STINCHRONIZED WITH CLOCK AND	WHEN I	TTT T
STATE TABLE:	DITH CLOCK AND U ONLY NEWATIVE EDGLE TRIGGERED FLIP-ELOP INPUTS:	FLOPS	F (EOR DESLAN)
ABX ABYZ	JAKJEK SASA P		E Q(t) (t+1) JK
	0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X	1 0 1 0 0 1	
100 000 F	1××1 1001 1		$\left\{ \begin{array}{c c} 1 \\ \hline $
THATE I I O O I I O	XXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXX	
(LEAVE) CONT WA	AS UMINI SELF-CORRECTION DENT! COLESES FOR X=0	and the	(LIIXO)
BSIMPLIES OUTPUTS AND FLIP	in a man	Ar0 x=1)	
DIMINGIET OUTPUTS AND FUIR	Net B		1001
in	A XXXXX TRXX	TON DI WA	
(Y DUTPUT IS SAME REGARDIESS)	JA=BX SA=BX OF	= BX+AX TA=AX+BX	
USEO: B			hart
A ATT 3	KA=X' BA=X'		
Y=A8x 2	XXLIXX	MAR EPRE	
(ZOUTRUT 15 ALSO SAME) RECAPPOLIESS OF FF USED:	JB=KX SB=ABX D	TE BHAX	
	XXXXX XXXX		
8 HATEAS	$K_{B}=1$ $R_{B}=B$		G) SKIP
CIRCUIT IMPLIMENTATION:	AN 66XX A	' 85'x' -	AA' BEXX
AA' BSX		1 to parts	A DO DATA
Ka NAT	ALL SETTO	8-16/	Tere
Ya AE	Repe	D AE	A A A A A A A A A A A A A A A A A A A
	HERE UNUSED STATE GOES	SHORT-CUT: JUST USE FF	IMPUT EQUATIONS)
UNUSED FLIP-FLOPINPOT WHERE STATE AT TIME & IT LOSS	OH NOT	(F)	
ABX JK JK AB	ABX 5458 AB	ABX AB AB	• ABX AB 11011000
1111 1001 10 M	1111001 1000 Str 2 HAGAC. TABLE:	D CHARAC. TABLE:	CHARAC. TAGLE:
JE ZHARAC. TABLES JE Q(AH) 00 (P(T) NOA 01 0 RESET	$\begin{array}{c} 5 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\$		$\frac{T}{Q(t+1)}$
DRAWCOMPLETE STATE DIALBRAN	I I UNPREDICTABLE;	0/01 (11) 1/01	E Contraction
	- 0101 (11) - 031 V 1/00 1/00 V 1/10	1/00 1/00 4	0/01 4 1/00 1/00
0/00 0/00 0/00	0/00 0/00 0/00	0/06 0/00 0/00	0000000000

EXAMPLE #1


Design a BCD (Binary Coded Decimal) counter using T flip-flops, and the simplest circuitry possible (i.e., this means don't have an input, and connect a push-button switch to the Flip-Flops). Also, this counter resets to zero after nine. Don't force the unused states to go anywhere. And as usual, don't try to "minimize the machine," convert to NAND's, or create a Chip Circuit Diagram (i.e., only do these things when specifically asked for).




Pre	esent State	Next State	T Flip-Flop Input	
	Q(t)	Q(t+1)	to achieve Q(t+1)	
	0	0	0	No Change
	0	1	1	Toggle
	1	0	1	Toggle
	1	1	0	No Change

	STA	TE TA	ABLE									
	PRE	SENT			NE	EXT				*		
	ST	ATE			ST	ATE			FLIP-	FLOP		
	G	Q(t)			Q(t+1)			INP	_		
А	В	С	D	А	В	С	D	Та	Tb	Тс	Td	m
0	0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	1	0	0	1	0	0	0	1	1	1
0	0	1	0	0	0	1	1	0	0	0	1	2
0	0	1	1	0	1	0	0	0	1	1	1	3
0	1	0	0	0	1	0	1	0	0	0	1	4
0	1	0	1	0	1	1	0	0	0	1	1	5
0	1	1	0	0	1	1	1	0	0	0	1	6
0	1	1	1	1	0	0	0	1	1	1	1	7
1	0	0	0	1	0	0	1	0	0	0	1	8
1	0	0	1	0	0	0	0	1	0	0	1	9
1	0	1	0	?	?	?	?	Х	Х	Х	Х	10
1	0	1	1	?	?	?	?	х	Х	Х	Х	11
1	1	0	0	?	?	?	?	Х	Х	Х	Х	12
1	1	0	1	?	?	?	?	х	Х	Х	Х	13
1	1	1	0	?	?	?	?	х	Х	Х	Х	14
1	1	1	1	?	?	?	?	Х	Х	Х	Х	15


STEP #7 Simplify flip-flop inputs using maps




STEP #8 Draw Logic circuit



STEP #9 Convert to NANDS \rightarrow Not asked for



STEP #11 Re-draw state diagram to show unused states




STEP #12 Chip Circuit Diagram (only when asked for in EGR/CS332)

STEP #13 Review assumptions -> None made (other than we don't want to force the unused state anywhere for the given problem – however, in reality you probably want to force your machine to reset if an unused state occurs – i.e., force it back to the initial state because the unused state is most likely an error)

EXAMPLE #2

Given the following State Diagram, state in words what it is doing, then draw the block diagram, then continue all the design steps. Use JK flip-flops, and use the simplest circuitry possible (i.e., this means don't have an input, and connect a push-button switch to the Flip-Flops). And as usual, don't try to "minimize the machine," convert to NAND's, or create a Chip Circuit Diagram (i.e., only do these things when specifically asked for).



In words, what this is doing: This is a counter that counts from 000 to 001 to 010 to 100 to 101 to 110, then resets to 000


STEP #1 Define The Problem (with a Block Diagram)
Let's not have an input to trigger each count, but instead let's act as the clock by substituting
a push-button switch tied to the positive terminal of our power supply (which is equivalent to a Logic-1)


STEP #2 Draw State Diagram. GIVEN

STEP #3 Encode Variables \rightarrow already Binary. And we need three State Variables (A,B,C) for the three bits used in the given count


STEP #4 Minimize Machine \rightarrow (not done in this course)

STEP #5 Make State Table
There are no output columns since we are using the state variables for outputs






STEP #9 Convert to NANDS \rightarrow not asked for



STEP #11 Re-draw state diagram to show unused states




STEP #12 Chip Circuit Diagram (only when asked for in EGR/CS332)

STEP #13 Review assumptions \rightarrow None made (other than we don't want to force the unused state anywhere for the given problem – however, in reality you probably want to force your machine to reset if an unused state occurs – i.e., force it back to the initial state because the unused state is most likely an error)

Typical Machine-Instruction Cycle



Dr. Joseph Wunderlich



Phase 2: "DECODE"

- CPU decodes instruction put into it's Instruction Register during the "FETCH
- Machine Instructions have two main parts:
 - 1. <u>OP-Code</u>: Identifies which instruction to execute
 - 2. **<u>Operand</u>**: Data to be used during execution

Phase 2: "DECODE" continued

Typical Instruction Format:

— 8 to 32 bits –

OP-code Operand or location of operand Control Bits

5 to 11 bits in OP-Code Therefore 2^5=32 to 2^11=2048 different machine instructions in "**Instruction Set**" •Some simple Microcontrollers (e.g., PIC's) have only 32 instructions •Some large-scale machines (e.g., IBM S/390) have close to 2000 instructions

Phase 2: "DECODE" continued

- Location of operand:
 - 1. "IMMEDIATE:" Data encoded into machine instruction (Fastest to execute)
 - 2. "MEMORY-REFERENCED:" Data located in memory at a location defined by address encoded into machine instruction (Slowest to execute)
 - 3. "REGISTER-REFERENCED:" Data is located in an internal CPU register and it's register number is encoded into machine instruction

Phase 3: "EXECUTE"


- If necessary, read operand data from cache's or main memory:
 - 1. CPU puts address of operand onto address bus
 - 2. CPU exerts a "READ" signal
 - 3. Data read into CPU via data bus from first memory where it is found (i.e., L1 cache, or L2 cache, or main memory)
 - 4. If it is not located in any of them, this is a "Page Fault" and a new page must be put into main memory from disk storage
- Many different types of data manipulations are carried out depending on the type of instruction (e.g., ADD, SUBTACT, MULTIPLY, MOVE, JUMP, etc.)


Phase 4: "WRITE-BACK"

- This phase is only necessary for memory referenced instructions which write results back to memory:
 - 1. CPU puts address onto address bus of where data is to be written to
 - 2. CPU puts Data onto data bus
 - 3. CPU exerts a "WRITE" signal
 - 4. Data written into memory

Combinational and Sequential Logic Design of a CPU

J. Wunderlich, Ph.D. Elizabethtown College





A Dr.W. CPU Design Example

"Write Specifications"



- DESIGN BIT-WIDTH : Front Side Bus (FSB) and internal CPU bus are 16-bit
- DESIGN REGISTER SET : Four 16-bit general-purpose registers (R0, R1, R2, R3)
- DESIGN INSTRUCTION SET :
 - Four register-referenced (using user-specified registers Ri, Rj, Rk)
 - » ADD Ri,Rj,Rk [RTN: R_i+R_j -->R_k]
 - » SUB Ri,Rj,Rk [RTN: R_i-R_j -->R_k]
 - » AND Ri, Rj, Rk [RTN: R_i AND R_j -->R_k]
 - » OR Ri, Rj, Rk [RTN: $R_i \text{ or } R_j = ->R_k$]
 - Two memory-referenced (using user-specified registers Ri, Rj, Rk)
 - » ADD@ Ri,Rj,Rk [RTN: $(R_i) + (R_j) --> (R_k)$]
 - » SUB@ Ri,Rj,Rk [RTN: $(R_i) (R_j) (R_k)$]
 - Two mixed register/memory-referenced (using user-specified reg's Ri, Rj, Rk)
 - » MOVEIN Ri,Rj [RTN: (R_i)--> R_j]
 - » MOVEOUT Ri,Rj [RTN: R_i-->(R_j)]

(R) means R contains address of data in memory


NOTE: RTN = Register Transfer Notation


A Dr.W. CPU Design Example


"Design Instruction FORMAT"





- Need $\log_2(8) = 3$ bits for <u>OP-CODE</u> (i.e., since 8 instructions)
- Need three 2-bit fields to specify <u>OPERANDS</u> (i.e., which of 4 reg's to use)
- EXAMPLE (including <u>MACHINE CODE</u>) :
 - Four register-referenced (using user-specified registers Ri, Rj, Rk)
 - » ADD R0,R1,R2 [*RTN*: R₀+R₁ --> R₂] [000<u>000110</u>]
 - » SUB R1, R2, R3 [*RTN*: R₁-R₂ --> R₃] [001<u>011011</u>]
 - » AND R0, R1, R2 [RTN: R₀ AND R₁ --> R₂] [010<u>000110</u>]
 - » OR R1, R2, R3 [RTN: R₁ OR R₂ --> R₃] [011011011]
 - Two memory-referenced (using user-specified registers Ri, Rj, Rk)
 - » ADD@ R0,R1,R2 [*RTN*: $(R_0) + (R_1) --> (R_2)$] [100<u>000110</u>]
 - » SUB@ R1,R2,R3 [*RTN*: $(R_1) (R_2) -> (R_3)$] [101<u>011011</u>]
 - Two mixed register/memory-referenced (using user-specified reg's Ri, Rj, Rk)
 - > MOVEIN R0,R1 [RTN: (R₀) --> R₁] [110<u>0001XX</u>]
 - » MOVEOUT R1, R2 [*RTN*: R₁ --> (R₂)] [111<u>0110XX</u>]











Step 2 (cont.)


Create <u>State Diagram</u> (if we did a Full Design)

- Much more Complexity required!!
- Need Memory Read/Write States (with internal FSM's for communication "handshaking" with memory) for Fetching instructions, reading operands, and writing results to memory
- Since 9 inputs, could need as many as 2⁹ = 512 transitions from each state (actually much less, but still many needed!)

We can however continue some here



Assign State Varia	bles	6	Stat	te Ta	able				Appe	nd Flip	-Flop Ir	nputs (A	ASSUME	E JK's)			
			Q	(t)	BIT 1 of	Q(t	+1)							usin	g JK Ex	cita	tion Table:
	Α	В	Α	В	OPCODE	Α	В	OUTPUT	JA	KA	JB	Кв	m	Q(t)	Q(t+1)	J	κ
FETCH	0	0	0	0	0	0	1	CTRL	0	х	1	x	0	0	0	0	x
DECODE	0	1	0	0	1	0	1	CTRL	0	x	1	x	1	0	1	1	x
EXECUTE	1	0	0	1	0	1	0	CTRL	1	x	x	1	2	1	0	х	1
WRITEBACK	1	1	0	1	1	1	0	CTRL	1	x	x	1	3	1	1	х	0
			1	0	0	0	0	CTRL	x	1	0	x	4				
			1	0	1	1	1	CTRL	x	0	1	x	5				
			1	1	0	0	0	CTRL	x	1	x	1	6				
			1	1	1	0	0	CTRL	x	1	x	1	7				
A = B			B														
	0	0 1	1														
A	x	XX	×														
		OP1															
KA=B+OP1'	7		B						DRA	W	LO(HC					
	x 1	x x 0 1	×	+													
A	٦	OP1	Ľ						CIR	CU	TTE	IER	E'				
JB = A' + OP1		OPI	В	F										_			
(1	1 x	1	Ъ													
A	0	1 x	X														
	-	OP1		-													
KB = 1			в														
	x	x x	x	k													
A	×	хx	×	P													
		OP1															
		OPI	-														




write an Assembl	y Language program to:							
A	dd ("ADD@") the two-byte	Data (0	009h) from	the N	lemory Addres	s FFFEh s	tored in	Register 0,
	to the two-byte Data (000	3h) fron	n the Memo	ory Ad	dress FFFFh <mark>sto</mark>	ored in Re	gister 1	,
	and put the result in Mem	ory at t	he Address (0000h	stored in <mark>Reg</mark> i	ster 2,		
Assembly		Mac	hine Code	CPU	Register Conte	ents RA	M "Mer	nory" Contents
Code	Comments	(in l	Binary)		(in Hex)		(every	rthing in Hex)
	INITIAL			RO	FFFE	00	00	
	CONDITIONS			R1	FFFF			
				R2	0000	FF	FE 0009	3
				R3	0000		FF 0003	
							0000	
ADD@ R0,R1,R2	RTN: (R0) + (R1)> (R2)	1000	000110	RO	FFFE	00	00 0000	:
	0009 + 0003 = 000C			R1	FFFF	< .		
				R2	0000	FF	FE 0009) _
				R3		FF	FF 0003	3
								$\left\{ \right\}$

Using Dr. Wunderli write an Assembly	Language program to:		l i				
			a (0003	(h) from the M	lemory	Addr	ress FFFFh stored in Register 0, into Register 2
							t to 007h) and put result in Register 3
	· · · · · ·		· · ·				ess 0000h that is in Register 1
					TÌ		
Assembly		Machine Code	CPU I	Register Conte	ents R	RAM	"Memory" Contents
Code	Comments	(in Binary)		(in Hex)		(Ada	dresses and Data in Hex)
	INITIAL		RO	FFFF	0	000	
	CONDITIONS		R1	0000			
			R2				
			R3	0007	F	FFF	0003
MOVEIN R0,R2	RTN: (R0)> R2	1100010XX	RO	FFFF	0	000	
			R1	0000		•	
			R2	0003<	7	·	
			R3	0007	F	FFF	0003
ADD R2,R3,R3	RTN: R2 + R3> R3	000101111	RO	FFFF	0	000	
	0003 + 0007 = 000A ~		R1	0000			
			R2	0003			
			R3	000A	F	FFF	0003
MOVEOUT R3,R1	RTN: R3> (R1)	1111101XX	RO	FFFF	>0	000	<u>0</u> 00A
			R1	0000		/	7
			R2	0003			
			R3	000A	F	FFF	0003

"Minimal Computer-Architecture"

by J Wunderlich PhD

Note: This is the one thing that you need to know for both EGR/CS230 and EGR/CS332



Program Counter addresses machine instructions to be fetched from memory

Instruction Register receives fetched machine instruction

Control Logic creates all routing signals after decoding the fetched machine instruction

Arithmetic Logic Unit (ALU) performs arithmetic and logical manipulation of data and addresses

Registers (i.e., general purpose registers) to sometimes store intermediate results of calculations

Status Register holds status flags and condition codes (Parity, Comparison Bit, and sometimes control bits for machine configuring)

"Memory" (i.e. "main memory") stores data and instructions, and sometimes intermediate results of calculations

Stack stores addresses (or processor status) for returning from program-calls (or interrupts)

Input/Output ("I/O") "Channels" often addressed as memory (i.e., memory-mapped I/O)

NOTE 1: What is actually in a CPU vs on a Motherboard varies by Microprocessor and Microcontroller system NOTE 2: Cache Memories, Bus Controller, and an assortment of other functional parts are not shown on this simplest of diagrams