Lab 2: Beginning Computer Inst
and PLC Equivalent Processing 1. A Logisim circuit simulation using only FLIP-FLOP's
INVERTORS, AND's, OR's, and NAND's for all circuits 2. TTL SSI chips on circuit trainers using only
FLIP-FLOP's INVERTRS, AND's OR's NAND's circuits. Also implement all 10 LED's (extra LED's are stock, and resistors too, if needed) . NanoLC Programmable Logic Controllers (PLC's) wit You may encode your inputs and outputs and use the display screen on the base unit; You may also input and output an encoded serial bit stream if you run out of parallel ways to input and output everything. Lab 6/7/8: Vector-Array / Neuron Processor Design

1. Create four parallel scalar functional units R R, R of the units. 2. Add a 32 -bit adder to add the two 16 -bit product results from each unit after a vector instruction
. Put results into a 32 bit scalar accumulator, then into a neuron transfer function. 4. Create an embedded code stack, controlled by a program counter via a master control unit with a final state machine that implements the simple pipeline of fetch, decode, execute, and write-back; plus any special staes
hen embed a carefully crafted assembly language code segment to demonstrate the circuitry in the minimal amount of time that you can defend as providing comprehensive testing of all scalar, vector, matrix, and neuron machine instructions and hardware



Main
Master Control
Control Logic
Parallel Scalar
Neuron Transfer Function

## Execute Step

Register Bank
Status Register

## Lab 5 Computer Instruction-Set Design conti, Plus Advanced $\$ 5000$ Phoenix Contact PLC's

Using a NanoLC PLC Base Unit, I/O unit, and Relay, turn on a 120 volt light bulb five seconds after an external input pushbutton is pressed
A Logisim circuit simulation using only FLIP-FLOP's, INVERTORS, AND's, OR's, and NAND's for all circuits
Field Programmable Gate Array (FPGA) using the largest functional blocks possible (I,e, avoid using only FLIP-FLOP's, INVERTORS, AND's, OR's, and NAND's)



## 



3




Using an Advanced AXC/AXL PLC perform the lab experiment shown in our custom Lab Manual and indude in report info you recommend be added to this manual
Duplicate everything done below in the last lab. You will be creating two parallel pipelines in a 2 -way Superscalar architecture. Cre STACK of all 13 instructions of your instruction set, and create a FINITE STATE MACHINE that alternates FETCHING sequential instructions from your stack, alternating which pipe receives the instruction. Let hardware DECODE and EXECUTE as in last lab. NOTE: This architecture is pipelined and not yet fully superscalar since FETCHES are not yet done sim

```
\nstruction Set 
AND TURN OFF OPERATIONS THAT ARE NOT
```



``` \({ }_{-1}^{\text {nen }}\)
```



``` Output 1 Bool \(\#\) 2AXLFDO \(16 / 1\) H \(10 .\).
```

 (OP-CODE $=0000$ ) Add Immediate Data to counter \#1 (UP-COUNTER) (OP-CODE $=0001$ ) Add Immediate Data to counter $\# 2$ (DOWN-COUNTER)
OP-CODE $=0001$ ) Compare Immediait Data with counter $\# 1$ (UP-COUNTER) OP-CODE = 0011) Compare Immediate Data with counter \#2 (DOWN-COUNTER) (OP-CODE $=01000$ AND Imediatat Datat o counter $\# 1$ ( UP-COUNTER)
OP-CODE $=0101$ ) AND Immediate Data to counter $\# 2$ (DOWN-COUNTER)
 OP-COEE = O111) OR mmediaiae Data
OP-COEE = 1000) Add Counters
OP-CODE $=1001$ ) Compare Counters (OP-CODE $=1001$ ) Compare Countes
(OP-COE = 1010 ) AND Couthers
(OP-CODE 1011 ) OR Counters (OP-CODE $=10101$ AND Counters
(OP-CODE $=1011$ ) OR Counters

EGCR433 Summary:Dillon Dotson (Senior Engineering), Patrick Durofchalk (Senior Computer Engineering), Miguel Gonzalez (Sophomore Computer Engineering)

