









DESIGN REQUIREMENTS

1. Create four parallel scalar functional units with vector registers V_i, V_j, V_k created from R_i, R_j, R_k of the units.
2. Add a 32-bit adder to add the two 16-bit product results from each unit after a vector multiply, as part of a matrix row x column instruction
3. Put results into a 32 bit scalar accumulator, then into a neuron transfer function.
4. Create an embedded code stack, controlled by a program counter via a master control unit with a final state machine that implements the simple pipeline of fetch, decode, execute, and write-back; plus any special states.
5. Then embed a carefully crafted assembly language code segment to demonstrate the functionality of your instruction set and circuitry in the minimal amount of time that you can defend as providing comprehensive testing of all scalar, vector, matrix, and neuron machine instructions and hardware.



MACHINE INSTRUCTION SET

- SCALAR ARITHMETIC ADDITION**
 00h (OP-CODE = 00000000) $R_i + \text{counter}\#1 \rightarrow R_k$
 01h (OP-CODE = 00000001) $R_i + \text{counter}\#2 \rightarrow R_k$
 02h (OP-CODE = 00000010) $R_i + R_j \rightarrow R_k$
 03h (OP-CODE = 00000011) $\text{counter}\#1 + \text{counter}\#2 \rightarrow R_k$
- SCALAR ARITHMETIC SUBTRACTION**
 04h to 07h (OP-CODE = 000011XX) Reserved for subtraction instructions
- SCALAR ARITHMETIC MULTIPLICATION**
 08h (OP-CODE = 00001000) $R_i \times \text{counter}\#1 \rightarrow R_k$, overflow $\rightarrow R_k+1$ (wrap to R0)
 09h (OP-CODE = 00001001) $R_i \times \text{counter}\#2 \rightarrow R_k$, overflow $\rightarrow R_k+1$ (wrap to R0)
 0Ah (OP-CODE = 00001010) $R_i \times R_j \rightarrow R_k$, overflow $\rightarrow R_k+1$ (wrap to R0)
 0Bh (OP-CODE = 00001011) $\text{counter}\#1 \times \text{counter}\#2 \rightarrow R_k$, overflow $\rightarrow R_k+1$ (wrap to R0)
- SCALAR ARITHMETIC DIVISION**
 0Ch to 0Fh (OP-CODE = 000011XX) Reserved for division instructions
- SCALAR ARITHMETIC COMPARISON**
 10h (OP-CODE = 00010000) Compare R_i with $\text{counter}\#1 \rightarrow R_k$
 11h (OP-CODE = 00010001) Compare R_i with $\text{counter}\#2 \rightarrow R_k$
 12h (OP-CODE = 00010010) Compare R_i with $R_j \rightarrow R_k$
 13h (OP-CODE = 00010011) Compare Counters
- SCALAR LOGICAL AND**
 20h (OP-CODE = 00100000) $R_i \text{ AND } \text{counter}\#1 \rightarrow R_k$
 21h (OP-CODE = 00100001) $R_i \text{ AND } \text{counter}\#2 \rightarrow R_k$
 22h (OP-CODE = 00100010) $R_i \text{ AND } R_j \rightarrow R_k$
 23h (OP-CODE = 00100011) AND counters $\rightarrow R_k$
- SCALAR LOGICAL OR**
 24h (OP-CODE = 00100100) $R_i \text{ OR } \text{counter}\#1 \rightarrow R_k$
 25h (OP-CODE = 00100101) $R_i \text{ OR } \text{counter}\#2 \rightarrow R_k$
 26h (OP-CODE = 00100110) $R_i \text{ OR } R_j \rightarrow R_k$
 27h (OP-CODE = 00100111) OR counters $\rightarrow R_k$
- CLEAR**
 30h (OP-CODE = 00110000) Clear R_i
- MAC**
 (Multiply, Accumulate). Accumulator = Accumulator + $(R_i \times R_j)$ considering overflow also
 40h (OP-CODE = 01000000) Step 1: Accumulator $\rightarrow R_k+3$ (wrap to R0+)
 Step 2: Overflow $\rightarrow R_k+4$ (wrap to R0+)
 Step 3: $R_i \times R_j \rightarrow R_k$, overflow $\rightarrow R_k+1$ (wrap to R0)
 Step 4: $(R_k+3)+R_k \rightarrow R_k$
 Step 5: $(R_k+4)+(R_k+1)+\text{Carry} \rightarrow R_k+1$
- VECTOR-ARRAY / MATRIX & NEURON INSTRUCTIONS**
- V_i, V_j and V_k are created from R_i 's, R_j 's, and R_k 's of the four parallel functional units
- VECTOR ARITHMETIC ADDITION**
 82h (OP-CODE = 10000010) $V_i + V_j \rightarrow V_k$
- VECTOR ARITHMETIC SUBTRACTION**
 84h to 87h (OP-CODE = 100001XX) Reserved for subtraction instructions
- VECTOR ARITHMETIC MULTIPLICATION**
 0Ah (OP-CODE = 10001010) $V_i \times V_j \rightarrow V_k$, overflow $\rightarrow V_k+1$ (wrap to R0)
- VECTOR ARITHMETIC DIVISION**
 8Ch to 8Fh (OP-CODE = 100011XX) Reserved for division instructions
- MATRIX ROW x COLUMN (i.e., Dot-Product)**
 C0h (OP-CODE = 11000000) $V_i \times V_j \rightarrow V_k$, overflow $\rightarrow V_k+1$ (wrap to R0)
 $V_k(1)+V_k(2)+V_k(3)+V_k(4) \rightarrow 32\text{-Bit Scalar Accumulator}$
- NEURON TRANSFER FUNCTION**
 E0h (OP-CODE = 11100000) $V_i \times V_j \rightarrow V_k$, overflow $\rightarrow V_k+1$ (wrap to R0)
 $V_k(1)+V_k(2)+V_k(3)+V_k(4) \rightarrow 32\text{-Bit Scalar Accumulator}$
 32-Bit Scalar Accumulator \rightarrow Neuron Transfer Function

- 5 Main
- 3 Master Control
- 3 Control Logic
- 1 Parallel Scalar
- 2 Neuron Transfer Function
- 5 Execute Step
- 4 Register Bank
- 4 Status Register

Vector-Array / Neuron Processor Design

Dillon Dotson (Senior Engineering), Patrick Durofchalk (Senior Computer Engineering), Miguel Gonzalez (Sophomore Computer Engineering)