FEATURES:

- Programmable modes are: Up/Down, Binary, BCD, 24 Hour Clock, Divide-by-N, X1 or X2 or X4 Quadrature and Single Cycle.
- DC to 20 MHz Count Frequency.
- 8-Bit I/O Bus for Microprocessor Communication and Control.
- 24-Bit comparator for pre-set count comparison.
- Readable status register.
- Input/Output TTL and CMOS compatible.
- 5 Volt operation.
- 20 pin Plastic DIP

GENERAL DESCRIPTION:
The LS7166 is a monolithic, CMOS Silicon Gate, 24-bit counter that can be programmed to operate in several different modes. The operating mode is set up by writing control words into internal control registers (see Figure 8). There are three 6-bit and one 2-bit control registers for setting up the circuit functional characteristics. In addition to the control registers, there is a 5-bit output status register (OSR) that indicates the current counter status. The LS7166 communicates with external circuits through an 8-bit three state I/O bus. Control and data words are written into the LS7166 through the bus. In addition to the I/O bus, there are a number of discrete inputs and outputs to facilitate instantaneous hardware based control functions and instantaneous status indication.

REGISTER DESCRIPTION:
Internal hardware registers are accessible through the I/O bus (D0 - D7) for READ or WRITE when CS = 0. The C/D input selects between the control registers (C/D = 1) and the data registers (C/D = 0) during a READ or WRITE operation. (See Table 1)
**OSR (Output Status Register).** Indicates CNTR status: Accessed by: READ when C/D = 1, CS = 0.

<table>
<thead>
<tr>
<th>Bit #</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U U U</td>
<td>0/1</td>
<td>0/1</td>
<td>0/1</td>
<td>0/1</td>
<td>0/1</td>
<td>0/1</td>
<td>BWT. Borrow Toggle Flip-Flop. Toggles everytime CNTR underflows generating a borrow.</td>
<td></td>
</tr>
<tr>
<td>CYT. Carry Toggle Flip-Flop. Toggles everytime CNTR overflows generating a carry.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>COMPT. Compare Toggle Flip-Flop. Toggles everytime CNTR equals PR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SIGN. Sign bit. Reset ( = 0) when CNTR underflows Set ( = 1) when CNTR overflows</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UP/DOWN. Count direction indication in quadrature mode. Reset ( = 0) when counting down Set ( = 1) when counting up (Forced to 1 in non-quadrature mode)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**TABLE 1 - Register Addressing Modes**

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>C/D</th>
<th>RD</th>
<th>WR</th>
<th>CS</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>¬U</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>¬U</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>¬U</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>¬U</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>¬U</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>0</td>
<td>¬U</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>1</td>
<td>¬U</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**OL (Output latch).** The OL is the output port for the CNTR. The 24 bit CNTR Value at any instant can be accessed by performing a CNTR to OL transfer and then reading the OL in 3 READ cycle sequence of Byte 0 (OL0), Byte 1 (OL1) and Byte 2 (OL2). The address pointer for OL0/OL1/OL2 is automatically incremented with each READ cycle. Accessed by: READ when C/D = 0, CS = 0.

<table>
<thead>
<tr>
<th>Bit #</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7</td>
<td>0</td>
<td>7</td>
<td>0</td>
<td>7</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OL2</td>
<td>OL1</td>
<td>OL0</td>
<td>(BYTE 2)</td>
<td>(BYTE 1)</td>
<td>(BYTE 0)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Standard Sequence for Loading and Reading OL:**

- 3 → MCR ; Reset OL address pointer and Transfer CNTR to OL
- READ OL ; Read Byte 0 and increment address
- READ OL ; Read Byte 1 and increment address
- READ OL ; Read Byte 2 and increment address
PR (Preset register). The PR is the input port for the CNTR. The CNTR is loaded with a 24 bit data via the PR. The data is first written into the PR in 3 WRITE cycle sequence of Byte 0 (PR0), Byte 1 (PR1) and Byte 2 (PR2). The address pointer for PR0/PR1/PR2 is automatically incremented with each write cycle. Accessed by: WRITE when C/D = 0, CS = 0.

<table>
<thead>
<tr>
<th>Bit #</th>
<th>7 - - - - - - - - - - 0</th>
<th>7 - - - - - - - - - - 0</th>
<th>7 - - - - - - - - - - 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>PR2</td>
<td>PR1</td>
<td>PR0</td>
</tr>
<tr>
<td></td>
<td>(BYTE 2)</td>
<td>(BYTE 1)</td>
<td>(BYTE 0)</td>
</tr>
</tbody>
</table>

Standard Sequence for Loading PR and Reading CNTR:
1. WRITE MCR ; Reset PR address pointer
2. WRITE PR ; Load Byte 0 and into PR0 increment address
3. WRITE PR ; Load Byte 1 and into PR1 increment address
4. WRITE PR ; Load Byte 2 and into PR3 increment address
5. MCR ; Transfer PR to CNTR

MCR (Master Control Register). Performs register reset and load operations. Writing a "non-zero" word to MCR does not require a follow-up write of an "all-zero" word to terminate a designated operation. Accessed by: WRITE when C/D = 1, CS = 0.

<table>
<thead>
<tr>
<th>Bit #</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

- 0: Reset PR/OL address pointer
- 1: Transfer CNTR to OL (24 bits)
- 1: Reset CNTR, BWT and CYT. Set SIGN bit. (CNTR=0, BWT=0, CYT=0, SIGN=1)
- 1: Transfer PR to CNTR (24 bits)
- 1: Reset COMPT (COMPT = 0)
- 1: Master reset. Reset CNTR, ICR, OCR, QR, BWT, CYT, OL COMPT, and PR/OL address pointer. Set PR (PR=FFFFFF) and SIGN.

ICR (Input Control Register). Initializes counter input operating modes. Accessed by: WRITE when C/D = 1, CS = 0.

<table>
<thead>
<tr>
<th>Bit #</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

- 0: Input A = Up count input, Input B = Down count input
- 1: Input A = Count input, Input B = Count direction input (overridden in quadrature mode) where B = 0 selects up count mode and B =1 selects Down count mode.

(Note: During counting operation B may switch only when A = 1.)

<table>
<thead>
<tr>
<th>Bit #</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

- 0: NOP
- 1: Increment CNTR once (A/B = 1, if enabled)
- 0: NOP
- 1: Decrement CNTR once (A/B = 1, if enabled)
- 0: Disable inputs A/B
- 1: Enable inputs A/B
- 0: Initialize Pin 4 as CNTR Reset input (Pin 4 = RCTR)
- 1: Initialize Pin 4 as Enable/Disable gate for A/B inputs (Pin 4 = ABGT)
- 0: Initialize Pin 3 as CNTR load input (Pin 3 = LCTR)
- 1: Initialize Pin 3 as OL load input (Pin 3 = LLTC)
- 1: Select ICR

(Note: Control functions may be combined.)
**OCCR (Output Control Register)**

Initializes CNTR and output operating modes.

Accessed by: WRITE when C/D = 1, CS = 0.

<table>
<thead>
<tr>
<th>Bit #</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- 0: Binary count mode (Overridden by D3 = 1).
- 1: BCD count mode (Overridden by D3 = 1)
- 0: Normal count mode
- 1: Non-Recycle count mode. (CNTR enabled with a Load or Reset CNTR and disabled with generation of Carry or Borrow.
  In this mode no external CY or BW is generated. Instead CYT or BWT should be used as cycle completion indicator.)
- 0: Normal count mode
- 1: Divide by N count mode (CNTR is reloaded with PR data upon Carry or Borrow).
- 0: Binary or BCD count mode (see D0)
- 1: 24 Hour Clock mode with Byte 0 = Sec, Byte 1 = Min and Byte 2 = Hr. (Overrides BCD/Binary Modes)

- Pin 16 = CY, Pin 17 = BW. (Active Low)
- Pin 16 = CYT, Pin 17 = BWT
- Pin 16 = CY, Pin 17 = BW. (Active high)
- Pin 16 = COMP, Pin 17 = COMPT
- Select OCCR

**QR (Quadrature Register)**

Selects quadrature count mode (See Fig. 7)

Accessed by: WRITE when C/D = 1, CS = 0.

<table>
<thead>
<tr>
<th>Bit #</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- 0: Disable quadrature mode
- 1: Enable X1 quadrature mode
- 0: Enable X2 quadrature mode
- 1: Enable X4 quadrature mode
- 1: Select QR

X = Don’t Care
I/O DESCRIPTION:
(See REGISTER DESCRIPTION for I/O Programming.)

Data-Bus (D0-D7) (Pin 8-Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus.

CS (Chip Select Input) (Pin 2). A logical "0" at this input enables the chip for Read and Write.

RD (Read Input) (Pin 19). A logical "0" at this input enables the OSR and the OL to be read on the data bus.

WR (Write Input) (Pin 1). A logical "0" at this input enables the data bus to be written into the control and data registers.

C/D (Control/Data Input) (Pin 18). A logical "1" at this input enables a control word to be written into one of the four control registers or the OSR to be read on the I/O bus. A logical "0" enables a data word to be written into the PR, or the OL to be read on the I/O bus.

A (Pin 6). Input A is a programmable count input capable of functioning in three different modes, such as up count input, down count input and quadrature input.

B (Pin 7). Input B is also a programmable count input that can be programmed to function either as down count input, or count direction control gate for input A, or quadrature input. When B is programmed as count direction control gate, B = 0 enables A as the Up Count input and B = 1 enables A as the Down Count input.

ABGT/LLTC (PIN 4). This input can be programmed to function as either inputs A and B enable gate or as external counter reset input. A logical "0" is the active level on this input.

LCTR/LLTC (PIN 3). This input can be programmed to function as the external load command input for either the CNTR or the OL. When programmed as counter load input, the counter is loaded with the data contained in the PR. When programmed as the OL load input, the OL is loaded with data contained in the CNTR. A logical "0" is the active level on this input.

CY (Pin 16). This output can be programmed to serve as one of the following:

  A. CY. Complemented Carry out (active "0").
  B. CY. True Carry out (active "1").
  C. CYT. Carry Toggle flip-flop out.
  D. COMP. Comparator out (active "0")

BW (Pin 17). This output can be programmed to serve as one of the following:

  A. BW. Complemented Borrow out (active "0").
  B. BW. True Borrow out (active "1").
  C. BWT. Borrow Toggle flip-flop out.
  D. COMPT. Comparator Toggle output.

Vdd (Pin 5). Supply voltage positive terminal.

Vss (Pin 20). Supply voltage negative terminal.

---

Absolute Maximum Ratings:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage at any input</td>
<td>Vin</td>
<td>VSS-.5 to VDD+.5</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>Ta</td>
<td>0 to +70</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>Tstg</td>
<td>-65 to +150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>Vdd-Vss</td>
<td>+7.0</td>
<td>Volts</td>
<td></td>
</tr>
</tbody>
</table>

DC Electrical Characteristics. (All voltages referenced to Vss. TA = 0° to 70°C, VDD = 4.5V to 5.5V, fc = 0, unless otherwise specified)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min. Value</th>
<th>Max. Value</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>Vdd</td>
<td>4.5</td>
<td>5.5</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>Supply Current</td>
<td>Idd</td>
<td>-</td>
<td>350</td>
<td>µA</td>
<td>Outputs open</td>
</tr>
<tr>
<td>Input Low Voltage</td>
<td>Vil</td>
<td>0</td>
<td>0.8</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>Input High Voltage</td>
<td>Vih</td>
<td>2.0</td>
<td>Vdd</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>Output Low Voltage</td>
<td>Vol</td>
<td>-</td>
<td>0.4</td>
<td>Volts</td>
<td>4mA Sink</td>
</tr>
<tr>
<td>Output High Voltage</td>
<td>Voh</td>
<td>2.5</td>
<td>-</td>
<td>Volts</td>
<td>200µA Source</td>
</tr>
<tr>
<td>Input Current</td>
<td>-</td>
<td>-</td>
<td>15</td>
<td>nA</td>
<td>Leakage Current</td>
</tr>
<tr>
<td>Output Source Current</td>
<td>Isrc</td>
<td>200</td>
<td>-</td>
<td>µA</td>
<td>VOH = 2.5V</td>
</tr>
<tr>
<td>Output Sink Current</td>
<td>Isink</td>
<td>4</td>
<td>-</td>
<td>mA</td>
<td>VOL = 0.4V</td>
</tr>
<tr>
<td>Data Bus Off-State</td>
<td>-</td>
<td>-</td>
<td>15</td>
<td>nA</td>
<td></td>
</tr>
</tbody>
</table>

7166-062394-5
### Transient Characteristics

(See Timing Diagrams in Fig. 2 thru Fig. 7, $V_{DD} = 4.5\text{V} \text{ to } 5.5\text{V}, \ TA = 0^\circ \text{ to } 70^\circ\text{C}, \text{ unless otherwise specified})

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min. Value</th>
<th>Max. Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock A/B “Low”</td>
<td>TCL</td>
<td>20</td>
<td>No Limit</td>
<td>ns</td>
</tr>
<tr>
<td>Clock A/B “High”</td>
<td>TCH</td>
<td>30</td>
<td>No Limit</td>
<td>ns</td>
</tr>
<tr>
<td>Clock A/B Frequency (See NOTE 1)</td>
<td>fc</td>
<td>0</td>
<td>20</td>
<td>MHz</td>
</tr>
<tr>
<td>Clock UP/DN Reversal Delay</td>
<td>TUDD</td>
<td>100</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>LCTR Positive edge to the next A/B positive or negative edge delay</td>
<td>TLC</td>
<td>100</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Clock A/B to CY/BW/COMP &quot;low&quot; propagation delay</td>
<td>TCBL</td>
<td>-</td>
<td>65</td>
<td>ns</td>
</tr>
<tr>
<td>Clock A/B to CY/BW/COMP &quot;high&quot; propagation delay</td>
<td>TCBH</td>
<td>-</td>
<td>85</td>
<td>ns</td>
</tr>
<tr>
<td>LCTR and LLTC pulse width</td>
<td>TLCW</td>
<td>60</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Clock A/B to CYT, BWT and COMPT &quot;high&quot; propagation delay</td>
<td>TTFH</td>
<td>-</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>Clock A/B to CYT, BWT and COMPT &quot;low&quot; propagation delay</td>
<td>TTFL</td>
<td>-</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>WR pulse width</td>
<td>TWW</td>
<td>60</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>RD to data out delay (CL=20pF)</td>
<td>TR</td>
<td>-</td>
<td>110</td>
<td>ns</td>
</tr>
<tr>
<td>CS, RD Terminate to Data-Bus Tri-State</td>
<td>TRT</td>
<td>-</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>Data-Bus set-up time for WR</td>
<td>TDS</td>
<td>15</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Data-Bus hold time for WR</td>
<td>TDH</td>
<td>30</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>C/D, CS set-up time for RD</td>
<td>TCRS</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>C/D, CS hold time for RD</td>
<td>TCRH</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>C/D set-up time for WR</td>
<td>TCWS</td>
<td>15</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>C/D hold time for WR</td>
<td>TCWH</td>
<td>30</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>CS set-up time for WR</td>
<td>TSWS</td>
<td>15</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>CS holdtime for WR</td>
<td>TSWH</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Quadrature Mode:**

- Clock A/B Validation delay (See NOTE 2) | TCQV | - | 160 | ns |
- A and B phase delay | TPH | 208 | - | ns |
- Clock A/B frequency | fcQ | - | 1.2 MHz |
- CY,BW,COMP pulse width | TCBW | 75 | 180 | ns |

**NOTE 1:**
A) In Divide by N mode, the maximum clock frequency is 10 MHz.
B) The maximum frequency for valid CY, BW, CYT, BWT, COMP, COMPT is 10 MHz.

**NOTE 2:** In quadrature mode A/B inputs are filtered and required to be stable for at least TCQV length to be valid.
NOTE 1: The counter in this example is assumed to be operating in the binary mode.
NOTE 2: No COMP output is generated here, although PR=CNTR. COMP output is disabled with a counter load command and enabled with the rising edge of the next clock, thus eliminating invalid COMP outputs whenever the CNTR is loaded from the PR.
NOTE 3: When UP Clock is active, the DN Clock should be held "HIGH" and vice versa.
FIGURE 4. READ/WRITE CYCLES

FIGURE 5. DIVIDE BY N MODE

NOTE: EXAMPLE OF DIVIDE BY 4 IN DOWN COUNT MODE

FIGURE 6. CYCLE ONCE MODE
FIGURE 7.
QUADRATURE MODE INTERNAL CLOCKS
FIGURE 8.
LS7166 BLOCK DIAGRAM
LS7166 INTERFACE EXAMPLES

---

8080

ADDRESS BUS

DECODE

CS

7166

A0

D0 - D7

WR

RD

DATA BUS

DBIN

---

8282

STB

I/O DECODE

ADDRESS

8282

DATA

ADDRESS

DECODE

CS

7166

A0

D0 - D7

WR

RD

---

8086/8088

(Minimum Mode)

ALE

ADDRS/DATA

8288

STB

I/ORC

IOWC

ALE

8282

ADDRESS

DECODE

CS

7166

A0

D0 - D7

WR

RD

---

8086/8088

(Maximum Mode)

A0

ADDRS/DATA

STB

8282

ADDRESS

DECODE

CS

7166

A0

D0 - D7

WR

RD

---
LS7166 INTERFACE EXAMPLES

- **Address Bus**:
  - Z80
  - Z8000
  - 68000, 68008, 68010

- **Data Bus**:
  - LS373
  - 7166

- **I/O Decode**
  - ST0-ST3

- **Waveforms**
  - CK
  - A0
  - D0 - D7
  - CS
  - RD
  - WR
  - RD
  - WR

- **Clock**

---

**Notes**

- **DECODE**
- **DATA BUS**
- **ADDRESS BUS**
- **IORQ**
- **RD**
- **WR**