

# DATA FLOW (AND AUXILIARY CONTROL CIRCS.)

## SC-16H






Figure 5.20. Full direct address page calculation. (a) FDAP circuit for direct or indirect addressing. (b) FTAP circuit for indirect addressing.

Table 5.5. E Bit Requirements

State	Operation	Effect
A0	ADD	Receives the higher-order carry-out
A3	CLE	Cleared
A7	STE	Set
A3	ROR	Receives SUM(15)
A3	ROL	Receives SUM(0)



$$EVALUE = HOCOUT \cdot E1 \cdot ADD + A1 \cdot STE + A1 \cdot ROR \cdot SUM(15) + A1 \cdot ROL \cdot SUM(0)$$

$$ENE = E1 \cdot ADD + A1 \cdot CLE + STE + ROR + ROL$$




Figure 5.22. Provision for an "Interrupt" opcode.

Table 5.9. Table of Microoperations for the Interrupt Op

State	Condition	Action	Next State
I1	-INTROP	PC = PC plus 1 (unchanged)	I2
I2	+INTROP	MX = PC	I3
I3	-INTROP	PC/MA = mod IODATA, 0-FILL IAK	A3
A3	+INTROP	WRITE CY; PC = PC plus 1	A4
A4	+INTROP	MX = PC	I1




Figure 5.18. Decoding the opcode 7 operations. (a) Register-reference instructions. (b) DIO instructions (excerpt).




Figure 5.22. Composite event schematic for instructions ADD and ROL. (a) Indirect addressing. (b) Indirect addressing. (c) Direct addressing.





Figure 5.22. Composite event schematic for instructions ADD and ROL. (a) Indirect addressing. (b) Indirect addressing. (c) Direct addressing.

FORA



SC-16H  
MEMORY REFERENCE INSTRUCTIONS

Figure 6.7. SC-16 instruction format 1, memory-reference instructions.

- AND - op 0: AC ← AC and M[ea]; E bit is left unchanged.
- LAC - op 1: AC ← AC plus M[ea]; E bit receives the carry-out
- ADD - op 2: AC ← M[ea]; E bit unchanged.
- SAC - op 3: M[ea] ← AC; E bit unchanged.
- JMP - op 4: PC ← ea; E bit unchanged.
- SRI - op 5: M[ea] ← PC; PC ← ea plus 1; E bit unchanged.
- ISZ - op 6: M[ea] ← M[ea] plus 1; E bit unchanged; 0 = M[ea] (after the increment); PC ← PC plus 1.

Table 5.3. ALU Functions Implied by the Opcodes

Opcode	Function
ADD	Binary addition
AND	Logical (bit-by-bit) AND
ISZ, SZA	One-up and/or Zero-detect
ROR	Rotate right
ROL	Rotate left
CLA	Place zeros on ALU out
CMA, STA	Complement Y input
SPA	Detect sign AC(0)
CLE, STE, SZE	Manipulate and test E bit

REGISTER REF. INSTRUC.

1110	Control	Unused
0000	HLT	
0001	NOP	
0010	CLA	
0011	STA	
0100	CMA	
0101	CLE	
0110	STE	
0111	SPA	
1000	SZA	
1001	SZE	
1010	ROR	
1011	ROL	
1100	DTA	
1101	DTB	
1110	LFA	
1111	LFB	
10000	INA	
10001	INB	
10010	INB	
10011	INB	
10100	INB	
10101	INB	
10110	INB	
10111	INB	
11000	INB	
11001	INB	
11010	INB	
11011	INB	
11100	INB	
11101	INB	
11110	INB	
11111	INB	

Table 5.2. Register-Reference Instructions

Name	Subop	Description
HLT	0	Halt the computer. Wait for console interrupt to restart the machine.
NOP	1	No operation. Continue with next instruction.
CLA	2	Clear the AC (AC ← 0).
STA	3	Set AC to all 1's (AC ← 1).
CMA	4	Complement the AC (AC ← AC').
CLE	5	Clear the E bit (CLRE).
STE	6	Set E bit to 1 (SETE).
SPA	7	Skip next instruction if AC is positive (AC(0)=0: PC ← PC plus 1).
SZA	8	Skip next instruction if AC is zero (AC=0: PC ← PC plus 1).
SZE	9	Skip next instruction if E bit is 0 (E=0: PC ← PC plus 1).
ROR	10	Rotate AC right, E bit provides the fill and accepts the spill (rotr (E,AC)).
ROL	11	Rotate AC left, E bit provides the fill and accepts the spill (rotl (E,AC)).
DTA	12	Deposit contents of AC into index register IA (IA ← AC).
DTB	13	Deposit contents of AC into index register IB (IB ← AC).
LFA	14	Load the AC from the IA register (AC ← IA).
LFB	15	Load the AC from the IB register (AC ← IB).
INA	16	Increment the IA register by 1 (IA ← IA plus 1).
INB	17	Increment the IB register by 1 (IB ← IB plus 1).




Figure 5.2B. State transition diagram for SC-16H in RUN mode

Table 5.6. Major Control State Equations

$PC_{NEXT} = PC + 1$   
 $IA_{NEXT} = IA + 1$   
 $IB_{NEXT} = IB + 1$   
 $AC_{NEXT} = AC + M[ea]$   
 $ENAC = DISYMUX$   
 $ENAC = COMPY$   
 $ENAC = CLEAR E$   
 $ENAC = SET E$   
 $ENAC = SKOZTEST$   
 $ENAC = ROTATER$   
 $ENAC = ROTATEL$   
 $ENAC = ENIB$   
 $ENAC = IA2Y$   
 $ENAC = IB2Y$   
 $ENAC = ENMUX$   
 $ENAC = ALUAND$   
 $ENAC = ENPC$

Table of microoperations for memory-reference

Conditions (p-term)	Microoperations (RTN)	PLA p-term	Next State
11	PC ← PC plus 1	1	12
12	MW ← AC; IR ← MBUS(0-5); MA(6-15) ← MBUS(6-15); MD ← MBUS(MA(0)-5) = 0	2	A1
12-MBUS(3)		3	A1
A1-INDIRECT-SRI-INDEXED	(p-term for Next State only)	4	A2
A1-INDEXED-SRI-JMP	MA ← FDAP, MD(6-15) plus ISA/B	4	A4
A1-DIRECT-SRI-JMP	(p-term for Next State only)	4	A4
A1-DIRECT-SRI	(p-term for Next State only)	4	A4
A1-DIRECT-SAC	WRITECY	5	E1
A1-DIRECT-JMP	PC ← EDAP, MD(6-15)	5	E1
A1-INDEXED-JMP	MW ← PC	6	E1
A2-INDEXED	PC/MA ← FDAP, MD(6-15) plus ISA/B	7	E1
A2-INDEXED	MA/MD ← MBUS	8	A3
A3-JMP	PC/MA ← FDAP, MD(6-15) plus ISA/B	9	A3
A3-ISAC-SRI	WRITECY	11, 12	A4
A3-SRI	PC ← MD	11, 12	A4
A3-SRI-DIRECT	PC ← FDAP, MD(6-15) plus 1	11, 12	A4
A3-SRI-INDIRECT	PC ← MD plus 1	11, 12	A4
A3-SRI-INDEXED	PC ← PC plus 1	11, 12	A4
A4-SRI-SAC	MD ← MBUS	17	E1
A4-SRI	MA ← PC	18	E1
A4-SRI	(p-terms for Next State only)	lines 20, 22	E1
E1-LAC	AC ← MD	19	E1
E1-AND	AC ← AC-MD	20	E1
E1-ADD	AC ← AC plus MD	21	E1
E1-ISZ	MW ← MD plus 1	22	E2
E2-ISZ	WRITECY; No dest ← MD plus 1; SKOZTEST-22	23	E3
E3-ISZ	PC/MA ← PC add SKIP FF via CIN	24	E1

Table 5.7. Decomposing RTN Statements to Control Points

RTN Statement Level	IMPLIED Control Point Activation Level
PC ← PC plus 1	PC2Y; FORCE CARRY; ENPC
PC/MA ← MD plus ISA/B	ENMUX; ITOY; ENMA; ENPC
AC ← AC-MD	ENMUX; ALUAND; ENAC





Figure 5.21. Next-state diagram of "general" instruction interpretation.

Table 5.4. Table of Microoperations for LAC, AND, and ADD

Control State	Additional Conditions	Microoperation	Next State
11	WAITING (READY)	PC ← PC plus 1	12
12		MW ← AC; IR ← MBUS(0-5); MD ← MBUS; MA ← FDAP; MBUS(6-15)	A1
A1	INDIRECT (LAC+AND+ADD)	MA ← (FDAP, MD(6-15)) plus ISA/B	A2
A1	INDEXED (LAC+AND+ADD)	MA ← (FDAP, MD(6-15)) plus ISA/B	A2
A1	DIRECT (LAC+AND+ADD)	MA ← (FDAP, MD(6-15)) plus ISA/B	A2
A2	INDIRECT (LAC+AND+ADD)	MA/MD ← MBUS	A3
A2	INDEXED (LAC+AND+ADD)	MA/MD ← MBUS	A3
A2	DIRECT (LAC+AND+ADD)	MA/MD ← MBUS	A3
A3	LAC	MD ← MBUS; MA ← PC	A4
A3	AND	AC ← MD	E1
E1	AND	AC ← AC-MD	E1
E1	ADD	AC ← AC plus MD	E1

$YSEL A = PC2Y + ITOY \cdot IR(5) + IB^2$   
 $YSEL B = ITOY + IA2Y + IB2Y$   
 $ZSEL A = ROTATER + ROTATEL$   
 $ZSEL B = ALUAND + ROTATEL$

MEM-REF (CONT)

Figure 5.14. SC-16H system clock circuit (with fan-out) and waveforms. (a) Circuit. (b) Waveforms.





Figure 5.46. CPU idling circuit.

302 COMPUTER DESIGN




Figure 5.13. Timing for register clocking. (a) Illustration of a race condition upstream of CLAC. (b) Destination control register removes race condition.





Figure 5.45. Auxiliary control circuits involving console operations. (a) Suspension of state II, and restart. (b) Generation of console operation control states. (c) Control knob and RUN operation.

306 COMPUTER DESIGN




Figure 5.16. Timing of signal WRITE ENABLE.





Figure 5.17. Timing chart for local memory data flow cycle.

P305

P306

P309



SG16-H





Figure 5.34. Map of main memory showing PC save logic and jumps to interrupt service routines for the devices.



HWICJAT




Figure 5.38. Logic and timing of device interrupt logic. (a) Logic; (b) Timing chart.




Figure 5.41. Control of instruction error interrupt.

DMA




Figure 5.43. CPU releasing the memory bus.





Figure 5.44. Timing sequence which coordinates a DMA "cycle-steal".




Synchronization of a DMA memory cycle

Table 5.8. Execution of the DIO Instruction

INSTR = DIO  
 STATUS = 1  
 NEXT STATE = 1

SUBCTL = MD(14-13);  
 DEVSEL = MD(6-5)  
 OUTSTR = 1  
 INSTR = 1  
 AC = IODATA



I/O






Figure 5.33. I/O bus connection to device interface.



Typical logic for device interface to I/O bus



Timing chart for output instructions.

